Recoded and nonrecoded trinary signed-digit adders and multipliers with redundant-bit representations

Applied Optics

Volumn 37, Issue 20, 1998, Pages 4405-4418

  Cherri, Abdallah K ^a   Alam, Mohammed S ^b  

^a KUWAIT UNIVERSITY   (Kuwait)

^b PURDUE UNIVERSITY FORT WAYNE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CALCULATIONS; ITERATIVE METHODS; MATHEMATICAL TECHNIQUES; MATRIX ALGEBRA; NUMBER THEORY; OPTICAL CORRELATION;

TRINARY SIGNED-DIGIT ADDITION; TRINARY SIGNED-DIGIT MULTIPLICATION;

OPTICS;

EID: 0032118861     PISSN: 1559128X     EISSN: 21553165     Source Type: Journal    
DOI: 10.1364/AO.37.004405     Document Type: Article

References (44)

1. S. L. Hurst, “Multiple-valued threshold logic: its status and its realization, ” Opt. Eng. 25, 44-53 (1986).
2. N. S. Szabo and R. T. Tanaka, Residue Arithmetic and Its Applications to Computer Technology (McGraw-Hill, New York, 1967).
3. D. Psaltis and D. Casasent, “Optical residue arithmetic: a correlator approach, ” Appl. Opt. 18, 163-171 (1979).
4. A. Hwang, Y. Tsunida, J. W. Goodman, and S. Ishihara, “Optical computation using residue arithmetic, ” Appl. Opt. 18, 149-162 (1979).
5. K. Hwang and A. Louri, “Optical multiplication and division using modified signed-digit symbolic substitution, ” Opt. Eng. 28, 364-372 (1989).
6. M. M. Mirsalehi and T. K. Gaylord, “Logical minimization of multilevel coded functions, ” Appl. Opt. 25, 3078-3088 (1986).
7. M. S. Alam, Y. Ahuja, A. K. Cherri, and A. Chatteijea, “Symmetrically recoded quaternary signed-digit arithmetic using a shared content-addressable memory, ” Opt. Eng. 35, 1141-1149 (1996).
8. T. K. Gaylord and M. M. Mirsalehi, “Truth-table look-up processing: number representation, multilevel coding, and logical minimization, ” Opt. Eng. 25, 22-33 (1986).
9. M. S. Alam, “Parallel optical computing using recoded trinary signed-digit numbers, ” Appl. Opt. 33, 4392-4397 (1994).
10. A. Avizienis, “Signed-digit number representations for fast parallel arithmetic, ” IRE Trans. Electron. Comput. EC-10(3), 389-400 (1961).
11. A. K. Cherri and M. A. Karim, “Modified signed digit arithmetic using an efficient symbolic substitution, ” Appl. Opt. 27, 3824-3827 (1988).
12. R. P. Bocker, B. L. Drake, M. E. Lasher, and T. B. Henderson, “Modified signed-digit addition and subtraction using optical symbolic substitution, ” Appl. Opt. 25, 2456-2457 (1986).
13. A. A. S. Awwal, M. N. Islam, and M. A. Karim, “Modified signed-digit trinary arithmetic by using symbolic substitution, ” Appl. Opt. 31, 1687-1694 (1994).
14. A. A. S. Awwal, “Recoded signed-digit binary addition-subtraction using opto-electronic symbolic substitution, ” Appl. Opt. 31, 3205-3208 (1992).
15. A. K. Cherri, “Symmetrically recoded modified signed-digit optical addition and subtraction, ” Appl. Opt. 33, 4378-4382 (1994).
16. Y. Li and G. Eichmann, “Conditional symbolic modified-signed-digit arithmetic using optical content-addressable memory logic elements, ” Appl. Opt. 26, 2328-2333 (1987).
17. K. Hwang and D. K. Panda, “High-radix symbolic substitution and superposition techniques for optical matrix algebraic computations, ” Opt. Eng. 31, 2422-2433 (1992).
18. A. K. Cherri and N. I. Khachab, “Canonical quaternary signeddigit arithmetic using optoelectronics symbolic substitution, ” Opt. Laser Technol. 28, 397-403 (1996).
19. G. A. De Biase and A. Massini, “High efficiency redundant binary number representations for parallel arithmetic on optical computers, ” Opt. Laser Technol. 26, 219-224 (1994).
20. M. S. Alam, M. A. Karim, A. A. S. Awwal, and J. J. Westerkamp, “Optical processing based on conditonal higherorder trinary modified signed-digit symbolic substitution, ” Appl. Opt. 31, 5614-5621 (1992).
21. R. Arrathoon and S. P. Kozaitis, “Shadow casting for multiplevalued associated logic, ” Opt. Eng. 25, 29-37 (1986).
22. A. Huang, “Parallel algorithms for optical digital computers, ” in Proceedings, Tenth International Optical Computing Conference, S. Horvitz, ed. (IEEE Computer Society and International Optical Conference, New York, 1983), pp. 13-17.
23. K. H. Brenner, A. Huang, and N. Streibel, “Digital optical computing with symbolic substitution, Appl. Opt. 25, 3054-3060 (1986).
24. B. Ha and Y. Li, “Parallel modified signed-digit arithmetic using an optoelectronic shared content-addressable-memory processor, ” Appl. Opt. 33, 3647-3662 (1994).
25. Y. Li, D. H. Kim, A. Kostrzewski, and G. Eichmann, “Content-addressable-memory-based single-stage optical modified-signed-digit arithmetic, ” Opt. Lett. 14, 1254-1256 (1989).
26. S. Barua, “Single-stage optical adder/subtracter, ” Opt. Eng. 30, 265-270 (1991).
27. H. Huang, M. Itoh, and T. Yatagai, “Modified signed-digit arithmetic based on redundant bit representation, ” Appl. Opt. 33, 6146-6156 (1994).
28. D. P. Casasent and P. Woodford, “Symbolic substitution modified signed-digit optical adder, ” Appl. Opt. 33, 1498-1506 (1994).
29. K. Al-Ghoneim and D. P. Casasent, “High-accuracy pipelined iterative-tree optical multiplication, ” Appl. Opt. 33, 1517-1527 (1994).
30. V. Chandran, T. F. Krile, and J. F. Walkup, “Optical techniques for real-time binary multiplication, ” Appl. Opt. 25, 2272-2276 (1986).
31. Y. Li, B. Ha, and J. G. Eichmann, “Fast digital optical multiplication using an array of binary symmetric logic counters, ” Appl. Opt. 30, 531-539 (1991).
32. S. Barua, “High-speed multiplier for digital signal processing, ” Opt. Eng. 30, 1997-2002 (1991).
33. H. Huang, L. Liu, and Z. Wang, “Parallel multiple matrix multiplication using an orthogonal shadow-casting and imaging system, ” Opt. Lett. 15, 1085-1087 (1990).
34. L. Liu, G. Li, and Y. Yin, “Optical complex matrix-vector multiplication with negative binary inner products, ” Opt. Lett. 19, 1085-1087 (1994).
35. F. Li and M. Morisue, “A novel Josephson adder without carry propagation delay, ” IEEE Trans. Appl. Superconduct. 3, 2683-2686 (1993).
36. T. Stouraitis and C. Chen, “Hybrid signed-digit logarithmic number system processor, ” IEE Proc. E 140, 205-210 (1993).
37. W. Balakrishnan and N. Burgess, “Very-high-speed VLSI 2s-complement multiplier using signed binary digits, ” IEE Proc. Comput. Digit. Technol. 71, 29-34 (1994).
38. N. Takagi and S. Yajima, “Modular multiplication hardware algorithms with redundant representation and their application to RSA cryptosystem, ” IEEE Trans. Comput. 41, 887-891 (1992).
39. P. Srinivasan and F. E. Petry, “Constant-division algorithms, ” IEE Proc. Comput. Digit. Technol. 141, 334-340 (1994).
40. N. Burgess, “Radix-2 SRT division algorithm with simple quotient digit selection, ” Electron. Lett. 27, 1910-1911 (1991).
41. M. M. Hossain, J. U. Ahmed, and A. A. S. Awwal, “Efficient electronic implementation of modified signed digit trinary carry free adder, ” Proc. IEEE 1, 185-189 (1993).
42. J. U. Ahmed and A. A. S. Awwal, “Multiplier design using RBSD number system, ” Proc. IEEE 1, 180-184 (1993).
43. K. H. Brenner and A. Huang, “Optical implementations of the perfect shuffle interconnections, ” Appl. Opt. 27, 135-137 (1988).
44. M. S. Alam and M. A. Karim, “Programmable optical perfect shuffle interconnection network using Fredkin gates, ” Microwave Opt. Technol. Lett. 5, 330-333 (1992).