Improved two-step clock-feedthrough compensation technique for switched-current circuits

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 6, 1998, Pages 739-743

  Helfenstein, Markus ^a   Moschytz, George S ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

Analog sampled data circuits; Charge injection; Sample hold; Switched current circuits

Indexed keywords

ANALOG SAMPLED DATA CIRCUITS; SWITCHED CURRENT CIRCUITS; TWO STEP CLOCK FEEDTHROUGH COMPENSATION TECHNIQUES;

DATA STORAGE EQUIPMENT; ELECTRIC CURRENTS; ELECTRIC DELAY LINES; ELECTRIC NETWORK ANALYSIS; ELECTRIC SWITCHES; PARALLEL PROCESSING SYSTEMS; SWITCHING NETWORKS; TRANSIENTS;

LINEAR INTEGRATED CIRCUITS;

EID: 0032095663     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.686693     Document Type: Article

References (17)

1. W. Guggenbühl, J. Di, and J Goette, "Switched-current memory circuits for high-precision applications," IEEE J. Solid-State Circuits, vol. 29, pp. 1108-1116, Sept. 1994.
2. T. S. Fiez, D. J. Allstot, G. Liang, and P. Lao, "Signal-dependent clock-feedthrough cancellation in switched-current circuits," in Int. Conf. Circuits Syst., Shenzhen, China, 1991, pp. 785-788.
3. M. Song, Y. Lee, and W. Kim, "A clock feedthrough reduction circuit for switched current systems," IEEE J. Solid-State Circuits, vol. 28, pp. 133-137, Feb. 1993.
4. M. Helfenstein and G. S. Moschytz, "Clock-feedthrough compensation technique for switched-current circuits," IEEE Trans. Circuits Syst., vol. 42, pp. 229-231, Mar. 1995.
5. C. Toumazou, N. C. Battersby, and C. Maglaras, "High-performance algorithmic switched-current memory cell," Electron. Lett., vol. 26, pp. 1593-1595, Sept. 1990.
6. J. Hughes and K. Moulding, "A two-step approach to switched-currents," in Proc. IEEE Int. Symp. Circuits Syst. ISCAS93, Chicago, IL, 1993, pp. 1235-1238.
7. Y. Sugimoto, "A 1.6V 10-bit 20MHz current-mode sample and hold circuit," in Proc. IEEE Int. Symp. Circuits Syst. ISCAS95, Seattle, WA, 1995, pp. 1332-1335.
8. C. Toumazou, J. B. Hughes, and N. C. Battersby, Switched-Currents, An Analogue Technique for Digital Technology. London, U.K.: Peter Peregrinus, Ltd., 1993.
9. K. Bult and G. J. Geelen, "A fast-settling CMOS opamp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, pp. 1379-1384, Dec. 1990.
10. C. Toumazou and S. Xiao "An N-step charge injection cancellation scheme for switched current circuits," Electron. Lett., vol. 30, pp. 680-681, Apr. 1994.
11. S. J. Daubert, D. Vallancourt, and Y. P. Tsividis, "Current copier cells," Electron. Lett., vol. 24, pp. 1560-1562, Dec. 1990.
12. J. E. Franca and S. Santos, "FIR switched-capacitor decimators with active-delayed block polyphase structures," IEEE Trans. Circuits Syst., vol. 35, pp. 1033-1037, Aug. 1988.
13. M. Helfenstein, J. E. Franca, and G. S. Moschytz, "Design techniques for HDTV switched-current decimators," in Proc. IEEE Int. Symp. Circuits Syst. ISCAS96, Atlanta, GA, 1996, pp. 195-198.
14. R. E. Luescher and J. Solo de Zaldivar, "A high density CMOS process," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., 1985, pp. 260-261.
15. E. Säckinger and W. Guggenbühl, "A high-swing, high-impedance MOS cascode circuit," IEEE J. Solid-State Circuits, vol. 25, pp. 289-298, Feb. 1990.
16. K. R. Lakshmikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1066, Dec. 1986.
17. M. J. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.