메뉴 건너뛰기




Volumn 19, Issue 6, 1998, Pages 183-185

A novel two-step etching to suppress the charging damages during metal etching employing helicon wave plasma

Author keywords

[No Author keywords available]

Indexed keywords

ALUMINUM; LEAKAGE CURRENTS; METALLIC FILMS; MOS DEVICES; PLASMA APPLICATIONS;

EID: 0032095128     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/55.678537     Document Type: Article
Times cited : (4)

References (6)
  • 1
    • 0026203864 scopus 로고
    • Thin oxide charging current during plasma etching of aluminum
    • Aug.
    • H. Shin, C.-C. King, T. Horiuchi, and C. Hu, "Thin oxide charging current during plasma etching of aluminum," IEEE Electron Device Lett., vol. 12, pp. 401-406, Aug. 1991.
    • (1991) IEEE Electron Device Lett. , vol.12 , pp. 401-406
    • Shin, H.1    King, C.-C.2    Horiuchi, T.3    Hu, C.4
  • 2
    • 0026256862 scopus 로고
    • Charge build-up in magnetron-enhanced reactive ion etching
    • H. Hoga, T. Orita, T. Yokoyama, and T. Hayashi, "Charge build-up in magnetron-enhanced reactive ion etching," Jpn. J. Appl. Phys., vol. 30, no. 11B, pp. 3169-3173, 1991.
    • (1991) Jpn. J. Appl. Phys. , vol.30 , Issue.11 B , pp. 3169-3173
    • Hoga, H.1    Orita, T.2    Yokoyama, T.3    Hayashi, T.4
  • 3
    • 0024907452 scopus 로고
    • Gate oxide charging and its elimination for metal antenna capacitor and transistor in VLSI CMOS double layer metal technology
    • F. Shone, K. Wu, J. Shaw, E. Hokelek, S. Mittal, and A. Haranahalli, "Gate oxide charging and its elimination for metal antenna capacitor and transistor in VLSI CMOS double layer metal technology," in Symp. VLSI Tech. Dig. Papers, 1989, pp. 73-74.
    • (1989) Symp. VLSI Tech. Dig. Papers , pp. 73-74
    • Shone, F.1    Wu, K.2    Shaw, J.3    Hokelek, E.4    Mittal, S.5    Haranahalli, A.6
  • 4
    • 0021407489 scopus 로고
    • Dielectric breakdown of gate insulator due to reactive ion etching
    • T. Watanabe and Y. Yoshida, "Dielectric breakdown of gate insulator due to reactive ion etching," Solid State Technol., vol. 27, no. 4, pp. 263-266, 1984.
    • (1984) Solid State Technol. , vol.27 , Issue.4 , pp. 263-266
    • Watanabe, T.1    Yoshida, Y.2
  • 5
    • 0028544536 scopus 로고
    • Effect of low and high temperature anneal on plasma-induced damage of gate oxide
    • Nov.
    • J. C. King and C. Hu, "Effect of low and high temperature anneal on plasma-induced damage of gate oxide," IEEE Electron Device Lett., vol. 15, pp. 475-476, Nov. 1994.
    • (1994) IEEE Electron Device Lett. , vol.15 , pp. 475-476
    • King, J.C.1    Hu, C.2
  • 6
    • 0028253072 scopus 로고
    • Characterization and optimization of metal etch processes to minimize charging damage to submicron transistor gate oxide
    • Jan.
    • M.-R. Lin, P. Fang, F. Heiler, R. Lee, R. Rakkhit, and L. Shen, "Characterization and optimization of metal etch processes to minimize charging damage to submicron transistor gate oxide," IEEE Electron Device Lett., vol. 15, pp. 25-27, Jan. 1994.
    • (1994) IEEE Electron Device Lett. , vol.15 , pp. 25-27
    • Lin, M.-R.1    Fang, P.2    Heiler, F.3    Lee, R.4    Rakkhit, R.5    Shen, L.6


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.