Time multiplexed color image processing based on a CNN with cell-state outputs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 2, 1998, Pages 314-322

  Wang, Lei ^a,b   De Gyvez, José Pineda ^a,c   Sánchez Sinencio, Edgar ^a,c  

^a IEEE   (United States)

^b Cirrus Logic   (United States)

^c TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Analog VLSI cellular neural networks (CNN); High performance image processing applications; Neural networks; PC interfaces

Indexed keywords

CELLULAR ARRAYS; CMOS INTEGRATED CIRCUITS; COLOR IMAGE PROCESSING; INTERFACES (COMPUTER); LINEAR INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; PERSONAL COMPUTERS; VLSI CIRCUITS;

CELL STATE OUTPUTS;

CELLULAR NEURAL NETWORKS;

EID: 0032094917     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.678895     Document Type: Article

References (26)

1. L. O. Chua and L. Yang, "Cellular neural networks: Theory," IEEE Trans. Circuits Syst., vol. 35, pp. 1257-1272, Oct. 1988.
2. _, "Cellular neural networks: Applications," IEEE Trans. Circuits Syst., vol. 35, pp. 1273-1289, Oct. 1988.
3. L. O. Chua and T. Roska, "The CNN paradigm," IEEE Trans. Circuits Syst., vol. 40, pp. 147-155, Mar. 1993.
4. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer," IEEE Trans. Circuits Syst., vol. 40, pp. 163-172, Mar. 1993.
5. J. A Nossek and G. Seiler, "Cellular neural networks: Theory and circuit design," Int. J. Circ. Theory Appl., vol. 20, pp. 533-553, Sept. 1992.
6. G. F. Betta, S. Graffi, Z. M. Kovács, and G. Masetti, "CMOS implementation of an analogically programmable cellular neural network," IEEE Trans. Circuits Syst., Pt. II, vol. 40, pp. 206-215, Mar. 1993.
7. P. Kinget and M. Steyaert, "A programmable analog cellular neural network CMOS chip for high speed image processing," IEEE J. Solid-State Circuits, vol. 30, pp. 235-243, Mar. 1995.
8. T. Kacprzak and K. Slot, "Multiple-input OTA based circuit for cellular neural network implementation in VLSI CMOS technology," in Proc. IEEE CNNA'92, 1992, pp. 157-162.
9. A. Rodríguez-Vázquez, R. Dominguez-Castro, and J. L. Huertas, "Accurate design of analog CNN in CMOS digital technologies," in Proc. IEEE CNNA'90, 1990, pp. 273-280.
10. M. Anguita, F J. Pelayo, A. Prieto, and J. Ortega, "Analog CMOS implementation of a discrete time CNN with programmable cloning templates," IEEE Trans. Circuits Syst., Pt. II, vol. 40, pp. 215-218, Mar. 1993.
11. H. Harrer and J. Nossek, "Discrete-time cellular neural networks," Int. J. Circuit Theory Applications, vol. 20, pp. 453-467, Sept. 1992.
12. H. Harrer, J. A. Nossek, and R. Stezl, "An analog implementtion of discrete-time cellular neural networks," IEEE Trans. Neural Networks, vol. 3, pp. 466-476, May 1992.
13. J. E. Varrientos, E. Sánchez-Sinencio, and J. Ramírez-Angulo, "A current-mode cellular neural network implementation," IEEE Trans. Circuits Syst., Pt. II, vol. 40, pp. 147-155, Mar. 1993.
14. S. Espejo, A. Rodríguez-Vázquez, R. Domínguez-Castro, and J. L. Huertas, "Switched-current techniques for image processing cellular neural networks in MOS VLSI," in Proc. IEEE Int. Symp. Circuits Syst., 1992, pp. 1537-1540.
15. J. L. Huertas, A. Rodríguez-Vázquez, and S. Espejo, "Analog VLSI implementation of cellular neural networks," in Proc. CNNA'92, 1992, pp. 141-150.
16. B. J. Sheu, S. H. Bang, and W.-C. Fang, "Optimal solutions of selected cellular neural network applications by the hardware annealing method," in Proc. IEEE CNNA'94, 1994, pp. 279-284.
17. _, "Analog VLSI design of cellular neural networks with annealing ability," in Proc. IEEE CNNA'94, 1994, pp. 387-391.
18. J. M. Cruz and L. O. Chua, "Design of high-speed, high-density CNNS in CMOS technology," Int. J. Circ. Theory Appl., vol. 20, pp. 555-572, Sept. 1992.
19. K. Halonen and J. Vaananen, "The nonidealities of the IC-realization and the stability of CNN-networks," in Proc. IEEE CNNA '90, 1990, pp. 226-234.
20. W. J. Adams and J. Ramírez-Angulo, "Extended transconductance adjustment/linearization technique," Electron. Lett., vol. 27, pp. 842-844, 1991.
21. J. Ramírez-Angulo and I. Grau, "Wide gm adjustment range, highly linear OTA with linear programmable current mirrors," in Proc. IEEE Int. Symp. Circuits Syst., 1992, vol. 3, pp. 1372-1375.
22. C.-C. Lee and J. Pineda de Gyvez, "Time-multiplexing CNN simulator," in Int. Symp. Circuits Syst., London, May 1994, pp. 407-410.
23. A. Rodríguez-Vázquez, R. Domínguez-Castro, and S. Espejo, "Design of CNN universal chips: Trends and obstacles," in Proc. CNNA'94, 1994, pp. 59-60.
24. J. M. Cruz and L. O. Chua, "A fast, complex and efficient test implementation of the CNN universal machine," in Proc. IEEE CNNA'94, 1994, pp. 61-66.
25. C.-C. Lee and J. Pineda de Gyvez, "Color image processing in a cellular neural network environment," IEEE Trans. Neural Networks, vol. 7, pp. 1086-1098, Sept. 1996.
26. B. Gilbert, "A precise four quadrant multiplier with subnanosecond response," IEEE J. Solid-State Circuits, vol. SC-3, pp. 365-373, Dec. 1968.