메뉴 건너뛰기




Volumn 45, Issue 5, 1998, Pages 556-562

New architectures for m4r shape coding

Author keywords

Architecture; Coding; MMR; MPE; Real time; Shape; Video compression; VLSI

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; DECODING; IMAGE COMPRESSION; PIPELINE PROCESSING SYSTEMS; REAL TIME SYSTEMS; VLSI CIRCUITS;

EID: 0032072769     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.673637     Document Type: Article
Times cited : (4)

References (11)
  • 1
    • 0019038089 scopus 로고
    • International facsimile coding Standards
    • July
    • R. Hunter and A. H. Robinson, International facsimile coding Standards, Proc. IEEE, vol. 68, pp. 854-867, July 1980.
    • (1980) Proc. IEEE , vol.68 , pp. 854-867
    • Hunter, R.1    Robinson, A.H.2
  • 2
    • 33747810069 scopus 로고
    • ISO-IEC JTC1/SC29/WG11 MPEG95, no. 0354, Nov.
    • CCITT, Technical description for MPEG-4 first round of test, ISO-IEC JTC1/SC29/WG11 MPEG95, no. 0354, Nov. 1995.
    • (1995) Technical description for MPEG , vol.4
  • 3
    • 33747790529 scopus 로고    scopus 로고
    • MPEG-4 video verification model version 6.0
    • Feb.
    • CCITT, MPEG-4 video verification model version 6.0, ISO-IEC JTC1/SC29/WG11 MPEG97, no. 1582, Feb. 1997.
    • (1997) ISO-IEC JTC1/SC29/WG11 MPEG97 , Issue.1582
  • 5
    • 84985795832 scopus 로고
    • A configuration methodology for highspeed, bi-level image CODEC LSI
    • F. Sato and M. Murayama, A configuration methodology for highspeed, bi-level image CODEC LSI, Electron. Commun. Japan, vol. 77, pt. 3, no. 2, pp. 24-33, 1994.
    • (1994) Electron. Commun. Japan , vol.77 , Issue.2 , pp. 24-33
    • Sato, F.1    Murayama, M.2
  • 8
    • 0039932461 scopus 로고    scopus 로고
    • ISO-IEC JTC1/SC29/WG11 MPEG96, no. 1326, July
    • CCITT, Core experiments on MPEG-4 shape coding, ISO-IEC JTC1/SC29/WG11 MPEG96, no. 1326, July 1996.
    • (1996) Core Experiments on MPEG-4 Shape Coding
  • 9
    • 0029388046 scopus 로고
    • VLSI implementations of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding
    • Oct.
    • T. Masaki, Y. Morimoto, T. Onoye, and I. Shirakawa, VLSI implementations of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding, IEEE Trans. Circuits Syst. Video Technoi, vol. 5, pp. 387-395, Oct. 1995.
    • (1995) IEEE Trans. Circuits Syst. Video Technoi , vol.5 , pp. 387-395
    • Masaki, T.1    Morimoto, Y.2    Onoye, T.3    Shirakawa, I.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.