Status and trends of power semiconductor device models for circuit simulation

IEEE Transactions on Power Electronics

Volumn 13, Issue 3, 1998, Pages 452-465

  Kraus, Rainer ^b   Mattausch, Hans Jürgen ^a,c,d  

^a IEEE

^b BUNDESWEHR UNIVERSITY MUNICH   (Germany)

^c HIROSHIMA UNIVERSITY   (Japan)

^d SIEMENS AG   (Germany)

Author keywords

CAD; Circuit simulation; Modeling; Parameter extraction; Power semiconductor devices

Indexed keywords

COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; ELECTRIC NETWORK PARAMETERS;

POWER SEMICONDUCTOR DEVICES;

SEMICONDUCTOR DEVICE MODELS;

EID: 0032071510     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/63.668107     Document Type: Article

References (150)

1. P. O. Lauritzen, "Power semiconductor device models for use in circuit simulators," in Conf. Rec. IAS'90, pp. 1559-1563.
2. _, "Simulation and modeling for power electronics," in IEEE Workshop Computers in Power Electronics, 1988, pp. 37-42.
3. A. Agbossou, I. Rasoanarivo, and B. Davat, "Comparative study of high power IGBT model behavior in voltage source inverter," in PESC'96 Rec., pp. 56-61.
4. S. Musumeci, A. Raciti, M. Sardo, F. Frisina, and R. Letor, "PT-IGBT PSPICE model with new parameter extraction for life-time and epy dependent behavior simulation," in PESC'96 Rec., pp. 1682-1688.
5. J. T. Hsu and K. D. T. Ngo, "A behavioral model of the IGBT for circuit simulation," in PESC'95 Rec., pp. 865-871.
6. T. Ise, H. Ishida, and Y. Murakami, "Circuit simulation of power converters considering switching characteristics of GTO's," in Proc. IPEC-Yokohama'95, pp. 238-243.
7. Z. Li, C. Jiang-Yie, Z. Liang-Bing, H. Ying-Duo, W. Zhong-Hong, Z. Qing-Xiang, and H. Chao-Feng, "Transient modeling of gate turn-off thyristor using PSPICE in power electronic simulations," in Proc. IPEC Yokohama'95, pp. 244-248.
8. H. A. Mantooth, R. G. Perry, and J. L. Duliere, "A unified diode model for circuit simulation," in PESC'95 Rec., pp. 851-857.
9. J. L. Duliere, H. A. Mantooth, and R. G. Perry, "A systematic approach to power diode characterization and model validation," in Conf. Rec. IAS'95, pp. 1069-1075.
10. K. J. Tseng, J. Yang, C. F. Foo, M. Vilathgamuwa, and P. R. Palmer, "Performance of power diode model for circuit simulation," in Proc. 1995 Int. Conf. Power Electronics and Drive Syst., pp. 519-524.
11. T. Bonafe, S. El Baroudi, F. Bernot, and A. Berthon, "IGBT model for power electronics simulation," in Proc. EPE'95, pp. 1.141-1.145.
12. J. Pilacinski, "A method for determining the parameters of power MOSFET and IGBT transistor models applied in the PSPICE program," in Proc. EPE'95, pp. 1.268-1.272.
13. A. F. Petri and C. Hymowitz, "A SPICE model for IGBT's," in Proc. APEC'95, pp. 147-152.
14. V. M. Guzman and M. I. G. de Guzman, "A modified J3 model for GTO simulation with SPICE," in Proc. EPE'95, pp. 1.216-1.221.
15. _, "A GTO modular macromodel for use in circuit simulation with SPICE," in Proc. APEC'94, pp. 1059-1065.
16. K. J. Tseng, C. F. Foo, and P. R. Palmer, "Implementing power diode models in PSPICE and SABER," in PESC'94 Rec., pp. 59-63.
17. A. T. Yang, Y. Liu, and J. T. Yao, "An efficient nonquasi-static diode model for circuit simulation," IEEE Trans. Computer-Aided Design, vol. 13, no. 2, pp. 231-239, 1994.
18. M. E. Clarke and S. Rahim, "A nonquasistatic empirical model of the power PIN diode for circuit simulation," Int. J. Computat. Math. Electr. Electron. Eng., vol. 13, no. 4 , pp. 831-844, 1994.
19. D. M. Smith, C. J. Goodman, and H. Zelaya, "GTO thyristor modeling using SABER," in IEE Colloquium on Power Electronics and Computer Aided Engin., 1994, pp. 1-4.
20. H. S. Kim, Y. H. Cho, S. D. Kim, Y. I. Choi, and M. K. Han, "Parameter extraction for the static and dynamic model of IGBT," in PESC '93 Rec., pp. 71-74.
21. Z. Shen and T. P. Chow, "Modeling and characterization of the insulated gate bipolar transistor (IGBT) for SPICE simulation," in Proc. ISPSD'93, pp. 165-170.
22. D. M. Smith, H. Zelaya, and C. J. Goodman, "Implementation, characterization and refinement of a GTO model," in 5th Europ. Conf. Power Electronics and Applications, 1993, pp. 238-243.
23. C. Alonso, T. A. Meynard, H. Foch, C. Batard, and H. Piquet, "A model of GTO compatible with power circuit simulation," in 5th Europ. Conf. Power Electronics and Applications, 1993, pp. 232-237.
24. F. Bertha, B. Velaerts, P. Mathys, E. Tatakis, A. Wyns, D. Bogaerts, and M. Miller, "An improved power diode model for PSPICE, applied to converter simulation," in 5th Europ. Conf. Power Electronics and Applications, 1993, pp. 249-254.
25. Y.-Y. Tzou and L.-J. Hsu, "A practical SPICE macro model for the IGBT," in Proc. IECON'93, pp. 762-766.
26. M. Andersson, P. Kuivalainen, and H. Pohjonen, "Circuit simulation models for MOS-gated power devices: Application to the simulation of an electronic lamp ballast circuit," in Proc. IEEE APEC'93, pp. 498-503.
27. E. Tatakis, "Modeling power diodes for power electronic circuits simulation with SPICE2," EPE J., vol. 2, no. 4, pp. 259-260, 1992.
28. M. Melito and F. Portuese, "A new approach to parameter extraction for SPICE power MOSFET model," in Proc. EPE-MADEP'91, pp. 301-305.
29. W. J. Hepp and C. F. Wheatley, "A new SPICE sub-circuit for the power MOSFET featuring global temperature options," in PESC'91 Rec., pp. 533-544.
30. F. Wheatley, H. Ronan, and G. Dolny, "Modified SPICE II models modern power MOSFET's," Electron. Prod. Design, vol. 8, no. 7, pp. 25-26, 1987.
31. G. M. Dolny, H. R. Ronan, and C. F. Wheatley, "A SPICE II subcircuit representation for power MOSFET's using empirical methods," in Proc. Power Electronics Design Conf., 1985, pp. 147-153.
32. K. Shenai, "A circuit simulation model for high-frequency power MOSFET's," IEEE Trans. Power Electron., vol. 6, no. 3, pp. 539-547, 1991.
33. C. L. Tsay, R. Fischl, J. Schwartzenberg, H. Kan, and J. Barrow, "A high power circuit model for the gate turn off thyristor," in PESC'90 Rec., pp. 390-397.
34. Y. C. Liang and V. J. Gosbell, "Diode forward and reverse recovery model for power electronic SPICE simulations," IEEE Trans. Power Electron., vol. 5, no. 3, pp. 346-356, 1990.
35. A. Vladimirescu and M. Walker, "A power MOSFET macro-model for circuit simulation," in Proc. PCIM'90, pp. 85-91.
36. A. Brambilla and E. Dallago, "Three-junction device simulation model," Electron. Lett., vol. 25, no. 14, pp. 936-937, 1989.
37. J. M. Hancock, "A MOSFET simulation model for use with microcomputer SPICE circuit analysis," in Proc. 16th Int. PCI'88 Conf., pp. 276-289.
38. J. M. Hancock, "A MOSFET simulation model for use with microcomputer SPICE circuit analysis," in Proc. 14th Int. PCI'87 Conf., pp. 282-295.
39. J. C. Freire, "A MOS power transistors model for SPICE2G," in Proc. MELECON'85, vol. 3, pp. 1-4.
40. P. Antognetti, B. Cotta, B. Gabriele, G. Massobrio, and G. Sciutto, "Modeling and simulation of power transistors in electronic power converters," in EUROCON'80, pp. 367-369.
41. B. Fatemizadeh, G. Tchouangue, and D. Silber, "A user-optimized electrothermal IGBT model for power electronic circuit simulation in the circuit simulator ELDO," in Proc. IEEE APEC'96, pp. 81-87.
42. B. Fatemizadeh and D. Silber, "A versatile electrical model for IGBT including thermal effects," in PESC'93 Rec., pp. 85-92.
43. P. Lethurcq, O. Berraies, and J. L. Massol, "Implementation and validation of a new power diode model for circuit simulation," in PESC'96 Rec., pp. 35-43.
44. P. Leturcq, O. Berraies, J. L. Debrie, P. Gillet, M. A. Kallala, and J. L. Massol, "Bipolar semiconductor device models for C.A.D. in power electronics," in Proc. EPE'95, pp. 1.222-1.227.
45. A. R. Hefner, "Modeling buffer layer IGBT's for circuit simulation," IEEE Trans. Power Electron., vol. 10, no. 2, pp. 111-123, 1995.
46. _, "A dynamic electrothermal model for the IGBT," IEEE Trans. Ind. Applicat., vol. 30, no. 2, pp. 394-405, 1994.
47. C. S. Mitter, A. R. Hefner, D. Y. Chen, and F. C. Lee, "Insulated gate bipolar transistor (IGBT) modeling using IG-SPICE," IEEE Trans. Ind. Applicat., vol. 30, no. 1, pp. 24-33, 1994.
48. A. R. Hefner and D. M. Diebolt, "An experimentally verified IGBT model implemented in the Saber circuit simulator," IEEE Trans. Power Electron., vol. 9, no. 5, pp. 532-542, 1994.
49. A. R. Hefner, "Modeling power semiconductor devices for realistic simulation," in IEEE 4th Workshop Computers in Power Electronics, 1994, pp. 11-44.
50. _, "Modeling buffer layer IGBT's for circuit simulation," in PESC'93 Rec., pp. 60-69.
51. _, "A dynamic electrothermal model for the IGBT," in Conf. Rec. IAS'92, pp. 1094-1104.
52. A. Hefner and D. M. Diebolt, "An experimentally verified IGBT model implemented in the Saber circuit simulator," in PESC'91 Rec., pp. 10-19.
53. A. R. Hefner, "An improved understanding for the transient operation of the power insulated gate bipolar transistor (IGBT)," IEEE Trans. Power Electron., vol. 5, no. 4, pp. 459-468, 1990.
54. _, "Analytical modeling of device circuit interactions for the insulated gate bipolar transistor (IGBT)," IEEE Trans. Ind. Applicat., vol. 26, no. 6, pp. 995-1005, 1990.
55. _, "Analytical modeling of device circuit interactions for the insulated gate bipolar transistor (IGBT)," in Conf. Rec. IAS'88, pp. 606-614.
56. A. R. Hefner and D. L. Blackburn, "An analytical model for the steady-state and transient characteristics of the power insulated gate bipolar transistor," Solid-State Electron., vol. 31, pp. 1513-1532, 1988.
57. R. Dutta, C. Tsay, A. Rothwarf, and R. Fischl, "A physical and circuit level approach for modeling turn-off characteristics of GTO's," IEEE Trans. Power Electron., vol. 9, no. 6, pp. 560-566, . 1994.
58. K. J. Tseng and P. R. Palmer, "Modeling of power semiconductor devices for use in circuit simulations," in PESC'94 Rec., pp. 38-43.
59. _, "Mathematical model of gate-turn-off thyristor for use in circuit simulations," Proc. Inst. Elect. Eng., vol. 141, no. 6, pp. 284-292, 1994.
60. T. Maurel, R. Bouchakour, and C. Lallement, "One-dimensional model of the power bipolar transistor with thermoelectrical interactions for circuit applications," in 1995 IEEE Symp. Circuits and Syst., pp. 1860-1863.
61. _, "Modeling the electrothermal behavior of the power bipolar transistor," in PESC'95 Rec.
62. _, "Modeling the electrothermal behavior of the power bipolar transistor," in Proc. IPEC-Yokohama'95, pp. 1244-1249.
63. _, "Modeling and simulation of the electrothermal behavior of the power bipolar transistor," in Proc. 1995 Int. Conf. Power Electronics and Drive Systems, pp. 281-286.
64. B. Allard, H. Morel, C. C. Lin, H. Helali, and J. P. Chante, "Rules for deriving basic semiconductor region models," in PESC'94 Rec., pp. 44-51.
65. H. Morel, S. H. Gamal, and J. P. Chante, "State variable modeling of the power pin diode using an explicit approximation of semiconductor device equations," IEEE Trans. Power Electron., vol. 9, no. 1, pp. 112-120, Jan. 1994.
66. C. Lallement, R. Bouchakour, and T. Maurel, "One-dimensional analytical modeling of the VDMOS transistor taking into account the thermoelectrical interactions," in Proc. 37th Midwest Symp. Circuits and Syst. 1994, pp. 682-687.
67. _, "A VDMOS transistor model taking into account the thermoelectrical interactions," 1994 IEEE Int. Symp. Circuits and Syst., vol. 1, pp. 327-330.
68. B. Allard, H. Morel, and J. P. Chante, "Reusing basic semiconductor region models in power device bond graph definition," in 5th Europ. Conf. Power Electronics and Applications, 1993, pp. 34-39.
69. _, "State-variable modeling of high level injection regions in power devices," in PESC'92 Rec., pp. 885-892.
70. T. Kern, R. Kraus, and K. Hoffmann, "A precise analytical model for diffused power diodes," in Proc. EPE'95, pp. 1.146-1.150.
71. M. Bayer, R. Kraus, and K. Hoffmann, "A new analytical GTO model for circuit applications," in PESC'95 Rec., pp. 879-885.
72. R. Kraus, K. Hoffmann, and P. Tuerkes, "Analysis and modeling of the technology-dependent electrothermal IGBT characteristics," in Proc. IPEC-Yokohama'95, pp. 1133-1138.
73. M. Bayer, R. Kraus, and K. Hoffmann, "A precise model for the dc and transient characteristics of BJT's," in PESC'94 Rec., pp. 64-68.
74. R. Kraus and K. Hoffmann, "An analytical model of IGBT's with low emitter efficiency," in Proc. ISPSD '93, pp. 30-34.
75. R. Kraus, K. Hoffmann, and H. J. Mattausch, "A precise model for the transient characteristics of power diodes," in PESC'92 Rec., pp. 863-869.
76. R. Kraus, P. Tuerkes, and H. J. Mattausch, "Modeling the self-heating of power devices," in Proc. ISPSD'92, pp. 124-129.
77. R. Kraus, K. Hoffmann, and P. Tuerkes, "Reverse recovery model of power diodes," in Proc. EPE-MADEP'91, pp. 343-345.
78. S. Winternheimer, "Investigations on the turn-on process in fast recovery diodes," in Proc. EPE-MADEP'91, pp. 119-124.
79. Y. Jin, K. Hoffmann, and W. Kiffe, "A forward recovery model of power diodes," EPE-MADEP'91 Proc., pp. 339-342.
80. G. Busatto, "Physical modeling of bipolar mode JFET for CAE/CAD simulation," IEEE Trans. Power Electron., vol. 8, no. 4, pp. 368-375, 1993.
81. Y. C. Liang and V. J. Gosbell, "Transient model for gate Turn-off-Thyristor in power electronic simulations," Int. J. Electron., vol. 70, no. 1, pp. 85-99, 1991.
82. Y. Kawaguchi, Y. Terazaki, and A. Nakagawa, "Subcircuit SPICE modeling of a lateral IGBT for high voltage power IC design," in Proc. ISPSD'95, pp. 346-349.
83. M. Kimata, M. Koyama, R. Uchida, M. Ikeda, T. Kawamura, and T. Okada, "Smart IGBT model and its application for power converter design," in Conf. Rec. IAS'94, pp. 1168-1173.
84. Z. Shen and T. P. Chow, "An analytical IGBT model for power circuit simulation," in Proc. ISPSD'91, pp. 79-82.
85. K. Grahn, S. Eranen, A. Heuberger, and H. Ryssel, "An analytical model for the vertical insulated gate bipolar transistor," in Proc. ESSDERC'89, pp. 431-434.
86. J. G. Fossum and Y.-S. Kim, "Static and dynamic latchup in the LIGBT," IEEE Trans. Electron Devices, vol. 35, no. 11, pp. 1977-1985, 1988.
87. J. G. Fossum, R. J. McDonald, and M. A. Shibib, "Network representation of LIGBT structures for CAD of power integrated circuits," IEEE Trans. Electron Devices, vol. 35, no. 4, pp. 507-515, 1988.
88. D. S. Kuo and C. Hu, "An analytical model for the power bipolar-MOS transistor," Solid-State Electron., vol. 29, pp. 1229-1237, Dec. 1986.
89. R. A. Wunderlich and P. K. Ghosh, "Modeling the gate more accurately for power MOSFET's," IEEE Trans. Power Electron., vol. 9, no. 1, pp. 105-111, 1994.
90. N. Andersson, M. Gronlund, P. Kuivalainen, and H. Pohjonen, "A comparative study of physical and subcircuit models for MOS-gated power devices," in Proc. ISPSD'94, pp. 315-320.
91. P. Tuerkes and R. Kuhnert, "Compact models for the circuit simulation of power semiconductors," in 6th Int. Conf. Power Semiconductors and Their Applications, Munich, Germany, 1992, pp. 17-25.
92. P. Tuerkes and H. J. Mattausch, "A new generation of circuit simulators makes power MOSFET models simple," in Proc. EPE-MADEP'91, pp. 276-279.
93. M. Napieralska, H. Tranduc, C. E. Cordonnier, J. P. Berry, and P. Rossel, "Power MOSFET's library builder for switching circuits simulation and design," in Proc. EPE-MADEP '91, pp. 295-300.
94. W. Soppa and J. Haenseler, "A process oriented VDMOSFET model for circuit simulation," in Proc. ISPSD'92, pp. 184-187.
95. N. S. Dogan and E. Lozano, "A new device model of VDMOSFET for SPICE simulations," in Proc. ISPSD'91, pp. 84-88.
96. I. Budihardjo and P. O. Lauritzen, "Performance requirements for power MOSFET models," in PESC'94 Rec., pp. 69-76.
97. C. K. Ong, P. O. Lauritzen, and I. Budihardjo, "A mathematical model for power MOSFET capacitances," in PESC'91 Rec., pp. 423-429.
98. P. O. Lauritzen, J. Ong, and C. L. Ma, "Power MOSFET and power diode models," in IEEE Workshop Computers in Power Electronics, 1990, pp. 245-249.
99. K. H. Lou, C. M. Liu, and J. B. Kuo, "An analytical quasisaturation model for vertical DMOS power transistors," IEEE Trans. Electron Devices, vol. 40, no. 3, pp. 676-679, 1993.
100. M. Stiftinger and S. Selberherr, "An analytical dc- and ac-model for vertical smart power DMOS transistors," in Int. Seminar on Power Semiconductors, Prague, Czechoslovakia, 1992, pp. 89-93.
101. C. H. Xu and D. Schroeder, "A power bipolar junction transistor model describing static and dynamic behavior," IEEE Trans. Power Electron., vol. 7, no. 4, pp. 734-740, 1992.
102. K. Reinmuth and C. H. Xu, "Experimental investigation, simulation and analyzes of avalanche effects on power MOSFET's," in PESC'90 Rec., pp. 120-125.
103. C. H. Xu and D. Schroeder, "A unified model for the power MOSFET including the inverse diode and the parasitic bipolar transistor," in Proc. EPE'89, pp. 139-143.
104. Y. S. Kim and J. G. Fossum, "Physical DMOST modeling for high-voltage IC CAD," IEEE Trans. Electron Devices, vol. 37, no. 3, pp. 797-803, 1990.
105. G. A. Franz, J. P. Walden, R. S Scott, W. H. Bicknell, and R. L. Steigerwald, "Use of accurate MOS models for optimizing resonant converter designs," in Conf. Rec. IAS'90, pp. 1564-1568.
106. R. S. Scott and G. A. Franz, "An accurate model for power DMOSFET's including interelectrode capacitances," in PESC'90 Rec., pp. 113-119.
107. G. A. Franz, "Efficient and accurate circuit modeling of power DMOSFET's," in Proc. NASECODE VI, 1989, pp. 108-113.
108. J. G. Fossum and R. J. McDonald, "High-voltage device modeling for SPICE simulation of HVIC's," IEEE Trans. Computer-Aided Design, vol. 7, pp. 425-432, Mar. 1988.
109. C. E. Cordonnier, R. Maimouni, M. Belabadia, P. Rossel, H. Tranduc, and D. Allain, "SPICE model for power MOSFET's working on both resistive and inductive switching tests," in Proc. 1st Int. PCIM'88, pp. 229-242.
110. F. X. Timmes, D. T. Dodt, and N. Maluf, "Circuit simulation of power MOSFET's," in Conf. Rec. 1986 IAS, pp. 393-395.
111. X. He, B. W. Williams, and T. C. Green, "Power switching semiconductor models for PSpice, and their parametric sensitivity analysis," in IEE 5th Int. Conf. Power Electronics and Variable-Speed Drives, 1994, pp. 543-549.
112. _, "Composite power switching semiconductor models and their parametric sensitivity analysis," in Proc. IPEMC'94, Beijing, China, pp. 188-194.
113. B. W. Williams, "Power semiconductor device modeling," J. Electr. Electron. Eng., vol. 4, no. 3, pp. 239-249, 1984.
114. _, "Computer modeling of power thyristor circuits," in EUROCON'80, pp. 370-373.
115. B. E. Danielsson, "Studies of turn-off effects in power semiconductor devices," Solid-State Electron., vol. 28, no. 4, pp. 375-391, 1985.
116. A. G. M. Strollo, "SPICE modeling of power pin diode using asymptotic waveform evaluation," in PESC'96 Rec., pp. 44-50.
117. A. G. M. Strollo and P. Spirito, "A new pin diode modeling approach for power electronic PSPICE simulations," in PESC'94 Rec., pp. 52-58.
118. A. G. M. Strollo, "A new SPICE subcircuit model of power PiN diode," IEEE Trans. Power Electron., vol. 9, no. 6, pp. 553-559, 1994.
119. N. J. Conway and J. G. Lacy, "Integrated reverse-recovery model of the power bipolar diode for SPICE3," Electron. Lett., vol. 29, no. 15, pp. 1392-1394, July 1993.
120. P. Tounsi, J. M. Dorkel, and P. Leturcq, "Thermal modeling for electrothermal simulation of power devices or circuits," in 5th Europ. Conf. Power Electronics and Applications, 1993, pp. 155-160.
121. B. S. Wu and F. A. Lindholm, "One-dimensional nonquasi-static models for arbitrary and heavily doped quasineutral layers in bipolar transistors," IEEE Trans. Electron Devices, vol. 35, no. 4, pp. 727-737, 1989.
122. L. O. Chua and C. C. Chang, "High-speed nonlinear circuit models for p-n junction diodes," Int. J. Circ. Theory Appl., vol. 16, no. 2, pp. 157-190, Apr. 1988.
123. R. B. Darling, "A full dynamic model for pn-junction diode switching transients," IEEE Trans. Electron Devices, vol. 42, no. 5, pp. 969-976, 1995.
124. Z. Hossain, E. X. Yang, C. L. Ma, V. A. K. Temple, and K. J. Olejniczak, "A physics-based MCT model using the lumped-charge modeling technique," in PESC'96 Rec., pp. 23-28.
125. P. O. Lauritzen, N. Talwalkar, B. Fatemizadeh, and C. L. Ma, "A power BJT model for circuit simulation," in PESC'96 Rec., pp. 50-55.
126. I. Budihardjo and P. O. Lauritzen, "The lumped-charge power MOSFET model, including parameter extraction," IEEE Trans. Power Electron., vol. 10, no. 3, pp. 379-387, 1995.
127. C. L. Ma, P. O. Lauritzen, and J. Sigg, "A physics-based GTO model for circuit simulation," in PESC'95 Rec., pp. 872-878.
128. C. L. Ma and P. O. Lauritzen, "A systematic technique to modeling of power semiconductor devices for power electronic simulation," in Northcon'94 Rec., pp. 54-59.
129. C. L. Ma, P. O. Lauritzen, P.-Y. Lin, I. Budihardjo, and J. Sigg, "A systematic approach to modeling of power semiconductor devices based on charge control principles," in PESC'94 Rec., pp. 31-37.
130. C. L. Ma, P. O. Lauritzen, P. Tuerkes, and H. J. Mattausch, "A physically-based SCR model," in PESC'93 Rec., pp. 53-59.
131. C. L. Ma and P. O. Lauritzen, "A simple power diode model with forward and reverse recovery," IEEE Trans. Power Electron., vol. 8, no. 4, pp. 342-346, 1993.
132. _, "A simple power diode model with forward and reverse recovery," in PESC'91 Rec., pp. 411-415.
133. P. O. Lauritzen and C. L. Ma, "A simple diode model with reverse recovery," IEEE Trans. Power Electron., vol. 6, no. 2, pp. 188-191, 1991.
134. H. Goebel, "A unified method for modeling semiconductor power devices," IEEE Trans. Power Electron., vol. 9, no. 5, pp. 497-505, 1994.
135. H. Goebel, R. Kraus, and H. J. Mattausch, "A hybrid-method for modeling semiconductor power devices," in PESC'93 Rec., pp. 45-52.
136. H. Goebel and K. Hoffmann, "Full dynamic power diode model including temperature behavior for use in circuit simulators," in Proc. ISPSD'92, pp. 130-135.
137. _, "Power diode HYBRID model with forward and reverse recovery for use in circuit simulators," in Proc. APEC'92, pp. 426-432.
138. T. Vogler, A. Schloegl, D. Schroeder, and N. Kasahara, "Modeling and characterizing power semiconductors at low temperatures," in Proc. IPEC-Yokohama'95, pp. 1237-1243.
139. T. Vogler, A. Schloegl, and D. Schroeder, "Modeling and characterizing power semiconductors at low temperatures," in Proc. ISPSD'94, pp. 237-242.
140. D. Metzner, T. Vogler, and D. Schroeder, "A modular concept for the circuit simulation of bipolar semiconductors," IEEE Trans. Power Electron., vol. 9, no. 5, pp. 506-513, 1994.
141. T. Vogler and D. Schroeder, "A new and accurate circuit-modeling approach for the power diode," in PESC'92 Rec., pp. 870-876.
142. T. Hsu and L. Vu-Quoc, "A rational formulation of thermal circuit models by finite element method and model reduction techniques for electrothermal simulation," in 1994 IEEE 4th Workshop Computers in Power Electronics, pp. 67-72.
143. P. A. Persson, "A circuit simulation model for the high power diode," in EPE'91 Proc., vol. 2, pp. 458-463.
144. S. Platzek, "Simulation of power electronic circuits and devices" in Proc. 25th Universities Power Engineering Conf., 1990, pp. 57-60.
145. P. L. B. Teixeira, "Modeling of bipolar power transistors for CAD," in Europ. Conf. Electronic Design Automation 1981, pp. 29-33.
146. Y.-T. Chung, Y.-S. Seo, D.-Y. Sung, Y.-B. Lim, Y.-C. Kim, M.-T. Cho, and S.-K. Kim, "A study on circuit simulation using GTO thyristor modeling," in Rec. Power Conversion Conf., Yokohama, Japan, 1993, pp. 557-562.
147. J. C. Bowers and H. E. Nienhaus, "Model for high-power SCR's extends range of computer-aided design," Electronics, vol. 50, no. 8, pp. 100-105, Apr. 1977.
148. K. B. Hong and R. C. Jaeger, "Power MOSFET modeling and application at liquid nitrogen temperature," in Proc. Symp. Low Temperature Electronic Device Operation, 1991, pp. 238-245.
149. K. Shenai, G. A. Franz, S. Paul, and S. Haque-Ahmed, "A novel circuit simulation model of large area power MOSFET's suitable for high-frequency power switching applications," in Tech. Papers 4th Int. High Frequency Power Conversion Conf., 1989, pp. 331-356.
150. Y. Nakagomi and T. Otani, "The third generation IGBT and its model for circuit simulations," in Proc. PCIM'93 Europe, pp. 223-227.