Efficient and scalable quicksort on a linear array with a reconfigurable pipelined bus system

Future Generation Computer Systems

Volumn 13, Issue 6, 1998, Pages 501-513

  Pan, Yi ^a   Hamdi, Mounir ^b   Li, Keqin ^c  

^a University of Dayton   (United States)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^c STATE UNIVERSITY OF NEW YORK   (United States)

Author keywords

Complexity; Optics; Parallel algorithm; Reconfigurable pipelined bus; Sorting

Indexed keywords

COMPUTATIONAL COMPLEXITY; FIBER OPTICS; MATHEMATICAL MODELS; PARALLEL ALGORITHMS; SORTING;

RECONFIGURABLE PIPELINED BUS SYSTEM (LARPBS);

PIPELINE PROCESSING SYSTEMS;

EID: 0032071141     PISSN: 0167739X     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-739X(97)00013-7     Document Type: Article

References (37)

1. A. Aho, J. Hopcroft and J. Ullman, The Design and Analysis of Computer Algorithms (Addison-Wesley, Reading, MA, 1974).
2. M.S. Alam and M.A. Karim, Programmable optical perfect shuffle interconnection network using Fredkin gates, Microwave and Opt. Tech. Lett. 5 (7) 330-333.
3. A.F. Benner, H.F. Jordan and V.P. Heuring, Digital optical computing with optically switched directional couplers, Opt. Engrg. 30 (12) (1991) 1936-1941.
4. S.H. Bokhari, Finding maximum on an array processor with a global bus, IEEE Trans. Comput. C-32 (2) (1984) 133-139.
5. D.M. Chiarulli, S.P. Levitan, R.G. Melhem, M. Bidnurkar, R. Ditmore, G. Gravenstreter, Z. Guo, C. Qiao, M. Sakr and J.P. Teza, Optoelectronic buses for high-performance computing, Proc. IEEE 82 (11) (1994) 1701-1709.
6. D. Chiarulli, R. Melhem and S. Levitan, Using coincident optical pulses for parallel memory addressing, IEEE Comput. 20 (12) (1987) 48-58.
7. P.W. Dowd, Wavelength division multiple access channel hypercube processor interconnection, IEEE Trans. on Comput. 41 (10) (1992) 1223-1241.
8. Z. Guo, Sorting on array processors with pipelined buses, Proc. Int. Conf. on Parallel Processing (St. Charles, IL, August 1992) 289-292.
9. Z. Guo, R. Melhem, R. Hall, D. Chiarulli and S. Levitan, Pipelined communication in optically interconnected arrays, J. Parallel Distributed Comput. 12 (3) (1991) 269-282.
10. M. Hamdi, A class of recursive interconnection networks: Architectural characteristics and hardware cost, IEEE Trans. Circuits and Systems-I: Fundamental Theory and Applications 41 (12) (1994) 805-816.
11. M. Hamdi and Y. Pan, Efficient parallel algorithms on optically interconnected arrays of processors, IEEE Proc. -Computers and Digital Techniques 142 (2) (1995) 87-92.
12. K. Hwang and F. Briggs, Computer Architecture and Parallel Processing (McGraw-Hill, New York, 1984).
13. V. P. Kumar and C.S. Raghavendra, Array processor with multiple broadcasting, J. Parallel Distributed Computing 4 (2) (1987) 173-190.
14. S. Levitan, D. Chiarulli and R. Melhem, Coincident pulse techniques for multiprocessor interconnection structures, Appl. Opt. 29 (14) (1990) 2024-2039.
15. K. Li, Y. Pan and S.Q. Zheng, Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system, Technical Report 96-004, Department of Computer Science, Louisiana State University, 1996.
16. A. Louri, Three-dimensional optical architecture and data-parallel algorithms for massively parallel computing, IEEE Micro 11 (2) (1991) 24-81.
17. R. Melhem, D. Chiarulli and S. Levitan, Space multiplexing of waveguides in optically interconnected multiprocessor systems, Comput. J. 32 (4) (1989) 362-369.
18. R. Miller, V.K. Prasanna-Kumar, D. Reisis and Q.F. Stout, Meshes with reconfigurable buses, MIT Conf. on Advanced Research in VLSI (1988) 163-178.
19. K. Nakano, T. Masuzawa and N. Tokura, A sub-logarithmic time sorting algorithm on a reconfigurable array, IEICE Trans. 74 (11) (1991) 3894-3901.
20. Y. Pan, Hough transform on arrays with an optical bus, Proc. 5th Int. Conf. - Parallel and Distributed Computing and Systems (Pittsburgh, PA, October 1992) 161-166.
21. Y. Pan, Order statistics on optically interconnected multiprocessor systems, Proc. 1st Int. Workshop on Massively Parallel Processing Using Optical Interconnections (Cancun, Mexico, April 1994) 162-169.
22. Y. Pan, Order statistics on a linear array with a reconfigurable bus, Future Generation Computer Systems 11 (3) (1995) 321-327.
23. Y. Pan and H. Y.H. Chuang, Properties and performance of the block shift network, IEEE Trans. Circuits and Sytems-I: Fundamental Theory and Applications 44 (2) (1997) 93-102.
24. Y. Pan and M. Hamdi, Singular value decomposition on processor arrays with a pipelined bus system, J. Network and Computer Applications 19 (3) (1996) 235-248; a preliminary version also appeared in Proc. ACM Symp. on Applied Computing (1993) 525-532.
25. Y. Pan and M. Hamdi, Singular value decomposition on processor arrays with a pipelined bus system, J. Network and Computer Applications 19 (3) (1996) 235-248; a preliminary version also appeared in Proc. ACM Symp. on Applied Computing (1993) 525-532.
26. Y. Pan and M. Hamdi, Quicksort on a linear array with a reconfigurable pipelined bus system, Proc. IEEE Int. Symp. on Parallel Architectures, Algorithms, and Networks (June 1996) 313-319.
27. Y. Pan and K. Li, Linear array with a reconfigurable pipelined bus system: Concepts and applications, Int. conf. on Parallel and Distributed Processing Techniques and Applications (Sunnyvale, CA, August 1996) 1431-1442; also to appear in: Special Issue on Parallel and Distributed Processing Techniques and Applications, Inform. Sci. (1997).
28. Y. Pan and K. Li, Linear array with a reconfigurable pipelined bus system: Concepts and applications, Int. conf. on Parallel and Distributed Processing Techniques and Applications (Sunnyvale, CA, August 1996) 1431-1442; also to appear in: Special Issue on Parallel and Distributed Processing Techniques and Applications, Inform. Sci. (1997).
29. S. Pavel and S.G. Akl, On the power of arrays with optical pipelined buses, Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications (Sunnyvale, CA, August 1996) 1443-1454.
30. S. Pavel and S.G. Akl, Integer sorting and routing in arrays with reconfigurable optical buses, Proc. Int. Conf. on Parallel Processing III (August 1996) 90-94.
31. S. Pavel and S.G. Akl, Matrix operations using arrays with reconfigurable optical buses, Parallel Algorithms and Applications 11 (1996) 223-242.
32. C. Qiao and R. Melhem, Time-division optical communications in multiprocessor arrays, IEEE Trans. Comput. 42 (5) (1993) 577-590.
33. C. Qiao, R. Melhem, D. Chiarulli and S. Levitan, Optical multicasting in linear arrays, Int. J. Opt. Comput. 2 (1) (1991) 31-48.
34. C. Qiao, R. Melhem, D. Chiarulli and S. Levitan, Multicasting in optical bus connected processors using coincident pulse techniques, Proc. Int. Conf. on Parallel Processing (August 1991).
35. S. Rajasekaran and S. Sahni, Sorting, selection and routing on the arrays with reconfigurable optical buses, IEEE Trans. Parallel Distributed Systems (1997), to appear.
36. S. Ramanan and H. Jordan, Serial array shuffle-exchange architecture for universal permutation of time slots, SPIE Proc. Digital Optical Computing II 1215 (1990) 330-342.
37. J.L. Trahan, Y. Pan, R. Vaidyanathan and A.G. Bourgeois, Scalable basic algorithms on a linear array with a reconfigurable pipelined bus system, Proc. Int. Conf. on Parallel and Distributed Computing Systems (New Orleans, LA, October 1997), to appear.