메뉴 건너뛰기




Volumn 6, Issue 1, 1998, Pages 173-176

A novel design of a two operand normalization circuit

Author keywords

Digital VLSI design; Floating point operations; Leading zero detector circuit; Normalization

Indexed keywords

DETECTOR CIRCUITS; DIGITAL ARITHMETIC; DIGITAL INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; LOGIC CIRCUITS;

EID: 0032026422     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.661260     Document Type: Article
Times cited : (8)

References (9)
  • 1
    • 34648845644 scopus 로고
    • High efficiency multiplication free approximation of arithmetic coding
    • D. Chevion, E. D. Karnin, and E. Walach, "High efficiency multiplication free approximation of arithmetic coding," in Proc. Data Compression Conf., 1991, pp. 43-52.
    • (1991) Proc. Data Compression Conf. , pp. 43-52
    • Chevion, D.1    Karnin, E.D.2    Walach, E.3
  • 2
    • 33747837287 scopus 로고
    • European Silicon Structures
    • July
    • "European Silicon Structures,"in ES2 ECPD07 Library Databook, July 1993.
    • (1993) ES2 ECPD07 Library Databook
  • 3
    • 0026122066 scopus 로고
    • What every computer scientist should know about floating-point arithmetic
    • Mar.
    • D. Goldberg, "What every computer scientist should know about floating-point arithmetic," ACM Computing Surv., vol. 23, no. 1, pp. 5-47, Mar. 1991.
    • (1991) ACM Computing Surv. , vol.23 , Issue.1 , pp. 5-47
    • Goldberg, D.1
  • 4
    • 0026898138 scopus 로고
    • CORDIC-based VLSI architecture for digital signal processing
    • July
    • Y. H. Hu, "CORDIC-based VLSI architecture for digital signal processing," IEEE Signal Process. Mag., pp. 16-35, July 1992.
    • (1992) IEEE Signal Process. Mag. , pp. 16-35
    • Hu, Y.H.1
  • 5
    • 0027632496 scopus 로고
    • Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special purpose processors
    • July
    • K. Kota and J. R. Cavallaro, "Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special purpose processors," IEEE Trans. Comput., vol. 42, no. 7, pp. 769-779, July 1993.
    • (1993) IEEE Trans. Comput. , vol.42 , Issue.7 , pp. 769-779
    • Kota, K.1    Cavallaro, J.R.2
  • 6
    • 0028400635 scopus 로고
    • An algorithmic and novel design of a leading zero detector circuit: Comparison with logic synthesis
    • Mar.
    • V. G. Oklobdzija, "An algorithmic and novel design of a leading zero detector circuit: Comparison with logic synthesis," IEEE Trans. VLSI Syst., vol. 2, pp. 124-128, Mar. 1994.
    • (1994) IEEE Trans. VLSI Syst. , vol.2 , pp. 124-128
    • Oklobdzija, V.G.1
  • 8
    • 0029326683 scopus 로고    scopus 로고
    • A fast radix-4 division algorithm and its architecture
    • H. R. Srinivas and K. Parhi, "A fast radix-4 division algorithm and its architecture," IEEE Trans. Comput., vol. 44, no. 6, pp. 826-831.
    • IEEE Trans. Comput. , vol.44 , Issue.6 , pp. 826-831
    • Srinivas, H.R.1    Parhi, K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.