![]() |
Volumn 6, Issue 1, 1998, Pages 173-176
|
A novel design of a two operand normalization circuit
|
Author keywords
Digital VLSI design; Floating point operations; Leading zero detector circuit; Normalization
|
Indexed keywords
DETECTOR CIRCUITS;
DIGITAL ARITHMETIC;
DIGITAL INTEGRATED CIRCUITS;
INTEGRATED CIRCUIT LAYOUT;
LOGIC CIRCUITS;
COORDINATE ROTATION DIGITAL COMPUTER (CORDIC) PROCESSORS;
NORMALIZATION CIRCUITS;
VLSI CIRCUITS;
|
EID: 0032026422
PISSN: 10638210
EISSN: None
Source Type: Journal
DOI: 10.1109/92.661260 Document Type: Article |
Times cited : (8)
|
References (9)
|