Four-state stabilizing phase clock for unidirectional rings of odd size

Information Processing Letters

Volumn 65, Issue 6, 1998, Pages 325-329

  Huang, Shing Tsaan ^a   Liu, Tzong Jye ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Clock synchronization; Distributed systems; Fault tolerance; Self stabilization

Indexed keywords

DISTRIBUTED COMPUTER SYSTEMS; FAULT TOLERANT COMPUTER SYSTEMS; PROGRAM PROCESSORS; TIMING CIRCUITS;

SELF STABILIZING BINARY PHASE CLOCK PROTOCOLS; UNIDIRECTIONAL RINGS; WORST CASE STABILIZING TIME;

NETWORK PROTOCOLS;

EID: 0032024828     PISSN: 00200190     EISSN: None     Source Type: Journal    
DOI: 10.1016/s0020-0190(98)00006-4     Document Type: Article

References (5)

1. A. Arora, S. Dolev, M. Gouda, Maintaining digital clock in step, Parallel Process. Lett. 1 (1991) 11-18.
2. E.W. Dijkstra, Self-stabilizing systems in spite of distributed control, Comm. ACM 17 (11) (1974) 643-644.
3. M.G. Gouda, T. Herman, Stabilizing unison, Inform. Process. Lett. 35 (1990) 171-175.
4. T. Herman, S. Ghosh, Stabilizing phase-clocks, Inform. Process. Lett. 54 (1995) 259-265.
5. C. Lin, J. Simon, Possibility and impossibility results for self-stabilizing binary clocks on synchronous ring, in: Proc. 2nd Workshop on Self-Stabilizing Systems, 1995, pp. 10.1-10.15.