An analytic model of planar junctions with multiple floating field limiting rings

Solid-State Electronics

Volumn 42, Issue 3, 1998, Pages 349-354

  Bae, Dong Gun ^a   Chung, Sang Koo ^a  

^a Ajou University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC BREAKDOWN OF SOLIDS; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICE STRUCTURES;

MULTIPLE FLOATING FIELD LIMITING RING (FLR) STRUCTURE; PLANAR JUNCTIONS;

SEMICONDUCTOR JUNCTIONS;

EID: 0032017794     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(97)00201-3     Document Type: Article

References (9)

1. Kao, Y. C. and Wolley, E. D., Proc. IEEE, 1967, 55, 1409.
2. Chang, C. Y. and Sune, C. T., IEEE Trans. Electron Devices Letters, 1986, EDL-7, 35.
3. Baliga, B. J., Solid-St. Electron, 1990, 33, 485.
4. Suh, K. D. et al., Solid-St. Electron, 1990, 33, 1125.
5. Adler, M. S. et al., IEEE Trans. Electron Devices, 1977, ED-24, 107.
6. Yasuda, S. and Yonezawa, T., Solid-St. Electron, 1982, 25, 423.
7. Brieger, K. P. et al., Solid-St. Electron, 1983, 26, 739.
8. Stengle, R., IEEE Trans. Electron Devices, 1987, ED-34, 911.
9. Fulop, W., Solid-St. Electron, 1967, 10, 39.