An extensible complex fast fourier transform processor chip for real-time spectrum analysis and measurement

IEEE Transactions on Instrumentation and Measurement

Volumn 47, Issue 1, 1998, Pages 95-99

  Çetin, Ediz ^b   Morling, Richard C S ^a,b   Kale, Izzet ^a,b  

^a IEEE

^b UNIVERSITY OF WESTMINSTER   (United Kingdom)

Author keywords

Digital signal processors; Discrete fourier transform (DFT); Fast fourier transform (FFT); FFT butterfly; Integrated circuit; Silicon implementation; Spectrum analysis; Very large scale integration

Indexed keywords

ADDERS; FAST FOURIER TRANSFORMS; MICROPROCESSOR CHIPS; REAL TIME SYSTEMS; SPECTRUM ANALYSIS;

BUTTERFLY PROCESSORS;

CMOS INTEGRATED CIRCUITS;

EID: 0031988327     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/19.728798     Document Type: Article

References (10)

1. R. Blasco-Gimenez, G. M. Asher, M. Summer, and K. J. Bradley, "Performance of FFT-rotor slot harmonic speed detector for sensorless induction motor drivers," IEE Proc. - Elect. Power Applicat., vol. 143, pp. 258-268, May 1996.
2. P. G. Flikkema and S. G. Johnson, "Vehicle collision warning and avoidance system using real-time FFT," in IEEE 46th Vehicular Technol. Conf., Mobile Technol. Human Race, 1996, vol. 3, pp. 1820-1824.
3. G. A. Zimmerman, M. F. Garyantes, and M. J. Grimm, "A 640 MHz 32 megachannel real-time polyphase-FFT spectrum analyzer," in Conf. Rec. 25th Asilomar Conf. Signals, Systems, Computers, 1991, vol. 1, pp. 106-110.
4. V. D. Lecce and D. E. Sciascio, "A VLSI implementation of a novel bit-serial butterfly processor for FFT," in Proc. Advanced Computer Technology, Reliable Systems Applications Proc. 5th Eur. Comput. Conf. Adv. Comput. Technol. Reliable. Syst. Appl. Comp. Euro'91, 1991, pp. 875-879.
5. T. Chen and L. Zho, "An expandable column FFT architecture using circuit switching networks," J. VLSI Signal Process., vol. 6, pp. 243-257, Dec. 1993.
6. V. Szwarc, L. Desormeaux, W. Wong, S. P. C. Yeung, H. C. Chan, and A. T. Kwasnievski, "A chipset for pipeline and parallel pipeline FFT architectures," J. VLSI Signal Process., vol. 6, pp. 253-265, Dec. 1994.
7. R. Storn, "Radix-2 FFT-pipeline architecture with reduced noise to signal ratio," IEE Proc. - Vision, Image, Signal Process., vol. 141, pp. 81-88, Apr. 1994.
8. J. Melander, T. Widhe, P. Sanbarg, K. Palmkvist, M. Vesterbacka, and L. Wanhammar, "Implementation of a bit-serial FFT processor with a hierarchical control structure," in Proce. EECCTD'95 Eur. Conf. Circuit Theory Design, Sept. 1995, pp. 423-426.
9. B. J. Proakis and D. G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, 2nd ed. New York: Macmillan, 1992.
10. W. B. Jervis and E. C. Ifeachor, Digital Signal Processing: A Practical Approach. Reading, MA: Addison-Wesley, 1993.