Register-sensitive software pipelining

Proceedings of the International Parallel Processing Symposium, IPPS

Volumn , Issue , 1998, Pages 194-198

  Dani, Amod K ^a   Ramanan, V Janaki ^a   Govindarajan, R ^a  

^a SYMANTEC RESEARCH LABS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HEURISTIC METHODS; ITERATIVE METHODS; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS); SOFTWARE ENGINEERING;

REGISTER SENSITIVE SOFTWARE PIPELINING; STAGE SCHEDULING METHODS;

PIPELINE PROCESSING SYSTEMS;

EID: 0031700692     PISSN: 10637133     EISSN: None     Source Type: None    
DOI: 10.1109/IPPS.1998.669910     Document Type: Conference Paper

References (12)

1. A. V. Aho R. Sethi J. D. Ullman Compilers — Principles, Techniques, and Tools 1988 Addison-Wesley Publishing Co. MA, Reading
2. K Amod Dani Software Pipelining for VLIW Architectures Jan. 1997 India, Bangalore Dept. of Computer Science and Automation, Indian Institute of Science
3. J. C. Dehnert R. A. Towle Compiling for Cydra 5 Jl. of Supercomputing 7 181 227 May 1993
4. A. E. Eichenberger E. S. Davidson Stage scheduling: A technique to reduce the register requirements of a modulo schedule Proc. of the 28th Ann. Intl. Symp. on Microarchitecture 338 349 Proc. of the 28th Ann. Intl. Symp. on Microarchitecture Ann Arbor MI 1995-Dec.
5. A. E. Eichenberger E. S. Davidson S. G. Abraham Minimum register requirements for a modulo schedule Proc. of the 27th Ann. Intl. Symp. on Microarchitecture 75 84 Proc. of the 27th Ann. Intl. Symp. on Microarchitecture San Jose CA 1994-Dec.
6. R. Govindarajan E. R. Altman G. R. Gao Minimizing register requirements under resource-constrained rate-optimal software pipelining Proc. of the 27th Ann. Intl. Symp. on Microarchitecture 85 94 Proc. of the 27th Ann. Intl. Symp. on Microarchitecture San Jose CA 1994-Dec.
7. R. Govindarajan E. R. Altman G. R. Gao A framework for resource-constrained rate-optimal software pipelining IEEE Transactions on Parallel and Distributed Systems 7 11 1133 1149 Nov. 1996
8. R. A. Huff Lifetime-sensitive modulo scheduling Proc. of the ACM SIGPLAN '93 Conf. on Programming Language Design and Implementation 258 267 Proc. of the ACM SIGPLAN '93 Conf. on Programming Language Design and Implementation Albuquerque NM 1993-June-23-25
9. M. Lam Software pipelining: An effective scheduling technique for VLIW machines Proc. of the SIGPLAN '88 Conf. on Programming Language Design and Implementation 318 328 Proc. of the SIGPLAN '88 Conf. on Programming Language Design and Implementation Atlanta GA 1988-June
10. J. Llosa M. Valero E. Ayguadé A. González Hypernode reduction modulo scheduling Proc. of the 28th Ann. Intl. Symp. on Microarchitecture 350 360 Proc. of the 28th Ann. Intl. Symp. on Microarchitecture Ann Arbor MI 1995-Dec.
11. B. R. Rau J. A. Fisher Instruction-level parallel processing: History, overview and perspective Jl. of Supercomputing 7 9 50 May 1993
12. B. R. Rau Iterative modulo scheduling: An algorithm for software pipelining loops Proc. of the 27th. Ann. Intl. Symp. on Microarchitecture 63 74 Proc. of the 27th. Ann. Intl. Symp. on Microarchitecture San Jose CA 1994-Dec.