Network flow approach to data regeneration for low energy embedded system synthesis

Integrated Computer-Aided Engineering

Volumn 5, Issue 2, 1998, Pages 117-127

  Gebotys, Catherine H ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COST EFFECTIVENESS; DATA COMPRESSION; ELECTRIC NETWORK SYNTHESIS; ENERGY DISSIPATION; STORAGE ALLOCATION (COMPUTER);

EMBEDDED AUDIO COMPRESSION SYSTEMS; LOW ENERGY EMBEDDED SYSTEM SYNTHESIS; NETWORK FLOW METHODS;

VLSI CIRCUITS;

EID: 0031675229     PISSN: 10692509     EISSN: None     Source Type: Journal    
DOI: 10.3233/ica-1998-5203     Document Type: Article

References (22)

1. Argade, P., et al. (1993) "Hobbit: A High Performance Low Energy Microprocessor", COMPCON 88-95.
2. Bechade, R., et al. (1994) "a 32b 66MHz 1.8W Microprocessor", ISSCC 208-209.
3. Biggs, T., et al. (1994) "A 1Watt 68040-compatible Microprocessor", International Symposium on Low Power Electronics, 12-13.
4. Chandrakasan, A., Burstein, A. and Brodersen, R. (1994) "A Low-Power Chipset for a Portable Multimedia I/O Terminal", IEEE J Solid State Circuits, 29(12): 1415-1428.
5. Chandrakasan, A., et al. (1995) "Optimizing Power Using Transformations", IEEE Trans, on CAD, J 14(1): 12-31.
6. Garey, M.R. and Johnson, D.S. (1979) Computers and Intractability, W.H. Freeman and Co., New York.
7. Gebotys, C. (1993) "Throughput Optimized Architectural Synthesis", IEEE Trans VLSI 1(3) 254-261.
8. Horowitz, M., Indermaur, T. and Gonzalez, R. (1994) "Low-Power Digital Design", IEEE Symposium on Low Power Electronics, pp. 8-11.
9. Keutzer, K. (1994) "The Impact of CAD on the Design of Low Power Digital Circuits", IEEE Symposium on Low Power Electronics, pp. 42-45.
10. Lawler, E. (1976) Combinatorial Optimization Networks and Matroids, Holt, Rinehart and Winston.
11. Landman, P. and Rabaey, J. (1994) "Black-Box Capacitance Models for Architectural Power Analysis" International Workshop on Low Power Design, pp. 165-170.
12. Lee, Tiwari (1995) "A Memory Allocation Technique for Low-Energy Embedded DSP Software", Symposium on Low Power Electronics, pp. 24-25.
13. Lidsky and Rabaey (1994) "Low-Power Design of Memory Intensive Functions", IEEE Symposium on Low Power Electronics, pp. 16-7.
14. Macken, P., et al. (1990) "A Voltage Reduction Technique for Digital Systems", ISSCC, pp. 238-9.
15. Mehra, R. and Rabaey, R. (1994) "Behavioral Level Power Estimation and Exploration", International Workshop on Low Power Design, pp. 197-202.
16. Nemhauser, Wolsey (1988) Integer and Combinatorial Optimization, Wiley Interscience, New York.
17. Powell, S. and Chau, P. (1991) "A Model for Estimating Power Dissipation in a Class of DSP VLSI Chips", IEEE Trans on Circuits and Systems 38(6).
18. Raje, S. and Sarrafzadeh, M. (1995) "Variable Voltage Scheduling" International Symposium on Low Power Design, 9-13.
19. Rao, K.R. and Yip, P. (1990) Discrete Cosine Transform, Academic Press.
20. Stone, H.S. (1977) "Multiprocessor Scheduling with the Aid of Network Flow Algorithms", IEEE Trans on Software Engineering, SE3(1): 85-93.
21. Sunwoo, M., Park, S. and Terry, K. (1991) "A Real Time Implementation of Key VSELP Routines on a 16-bit DSP Chip", Proc. Int. Conf. Consumer Electronics, 332-333.
22. Wuytack, S., Catthoor, F., Franssen, F., Nachtergaele, L. and DeMan, H. (1994) "Global Communication and Memory Optimizing Transformations For Low Power Systems", International Workshop on Low Power Design, 203-208.