Moment-based techniques for RLC clock tree construction

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 1, 1998, Pages 69-79

  Lehther, Daksh ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

Clocks; Moment methods; Multichip modules; Rlc circuits; Synchronization

Indexed keywords

COMPUTER SIMULATION; DESIGN; MICROPROCESSOR CHIPS; NETWORKS (CIRCUITS); SYNCHRONIZATION;

MOMENT METHODS; MULTICHIP MODULES;

CLOCKS;

EID: 0031648757     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.659458     Document Type: Article

References (21)

1. J. R. Brews Overshoot-controlled RLC interconnections," IEEE Trans. Electron Devices, vol. 38, pp. 76-81, Jan. 1991.
2. J. B. Burr, J. R. Burnham, and A. M. Peterson,"System-wide energy optimization in the MCM environment," in Proc. IEEE Multi-Chip Conf., 1991, pp. 66-83.
3. T. H. Chao, Y. C. Hsu, and J. M. Ho Zero-skew clock net routing," in Proc. ACM/IEEE Design Automation Conf., 1992, pp. 518-523.
4. J. Chung and C.-K. Cheng Skew sensitivity minimization of buffered clock tree," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1994, pp. 280-283.
5. M. Edahiro A clustering-based optimization algorithm in zero-skew routing," in Proc. ACM/IEEE Design Automation Conf., 1993, pp. 612-616.
6. Delay minimization for zero-skew routing," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1993, pp. 563-566.
7. R. C. Frye Physical scaling and interconnection delays in multichip modules," IEEE Trans. Comp., Packag., Manufact. Technol., vol. 17, pp. 30-37, Feb. 1994.
8. Y.-M. Li and M. A. Jabri A zero-skew clock routing scheme for VLSI circuits," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1992, pp. 458-463.
9. A. B. Kang and C.-W. A. Tsao Low-cost single-layer clock trees with exact zero Elmore delay skew," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1994, pp. 213-218.
10. B. Krauter, R. Gupta, J. Willis, and L. T. Pileggi Transmission line synthesis," in Proc. ACM/IEEE Design Automation Conf., 1995, pp. 358-363.
11. B. C. Kuo, Automatic Control Systems, 6th ed. Englewood Cliffs, NJ: Prentice-Hall, 1991.
12. L. T. Pillage and R. A. Rohrer Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp. 352-365, 1990.
13. S. Pullela, N. Menezes, J. Omar, and L. T. Pillage Skew and delay optimization for reliable buffered clock trees," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1993, pp. 556-562.
14. R. M. Reinschmidt and D. H. Leuthold Clocking considerations for a pentium-based CPU module with 512K byte secondary cache," in Proc. IEEE Multi-Chip Module Conf., 1994, pp. 26-30.
15. M. Sriram and S. M. Kang, Physical Design of Multi-Chip Modules. Boston, MA: Kluwer, 1994.
16. G. F. Téllez and M. Sarrafzadeh Clock period constrained minimal buffer insertion in clock trees," in Proc. IEEE/ACM Int. Conf. ComputerAided Design, 1994, pp. 219-223.
17. R.-S. Tsay An exact zero skew clock routing algorithm," IEEE Trans. Computer-Aided Design, vol. 12, pp. 242-249, Feb. 1993.
18. J. S. H. Wang and W. W.-M. Dai Optimal design of self-damped transmission lines for multi-chip modules," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1994, pp. 594-598.
19. D. Zhou, F. Tsui, and J. S. Cong A distributed RLC model for MCM layout," in Proc. IEEE Multi-Chip Module Conf., 1993, pp. 191-197.
20. Q. Zhu, W. W.-M. Dai, and J. G. Xi,"Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1993, pp. 628-633.
21. J. G. Xi and W. W.-M. Dai Buffer insertion and sizing under process variations for low power clock distribution," presented at the 32nd ACM/IEEE Design Automation Conf., 1995.