Fail-safe interfaces for VLSI: Theoretical foundations and implementation

IEEE Transactions on Computers

Volumn 47, Issue 1, 1998, Pages 62-77

  Nicolaidis, Michael ^a,b  

^a IEEE   (France)

^b TIMA LABORATORY   (France)

Author keywords

Fail safe circuits; Fail safe comparators; Fail safe voters; Self checking circuits; Strongly fail safe circuits; Totally fail safe circuits

Indexed keywords

COMPARATOR CIRCUITS; COMPUTER CIRCUITS; ERROR DETECTION; FAULT TOLERANT COMPUTER SYSTEMS; INTEGRATED CIRCUIT LAYOUT; VLSI CIRCUITS;

FAIL SAFE CIRCUITS; SELF CHECKING CIRCUITS;

INTERFACES (COMPUTER);

EID: 0031648573     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.656082     Document Type: Article

References (9)

1. H. Mine and Y. Koga, "Basic Properties and a Construction Method for Fail-Safe Logical Systems," IEEE Trans. Electronic Computers, vol. 16, pp. 282-289, June 1967.
2. M. Nicolaidis, S. noraz, and B. Courtois, "A Generalized Theory of Fail Safe Systems," Proc. 19th Int'l Symp. Fault-Tolerant Computing, pp. 398-406, Montreal, Canada, June 1989.
3. K. Futsuhara, N. Sugimoto, and M. Mukaidono, "Fail-Safe Logic Elements Having Upper and Lower Thresholds and Their Application to Safety Control," Digest of Papers, 18th Int'l Symp. Fault-Tolerant Computing, pp. 15-18, poster sessions, Tokyo, June 27-30, 1988.
4. W. Carter and P. Schneider, "Design of Dynamically Checked Computers," Proc. Information Processing '68, vol. 2, pp. 878-883, IFIP Congress, Edinburgh, 1968. Amsterdam: North Holland, 1969.
5. N. Gaitanis, "A Totally Self-Checking Error Indicator," IEEE Trans. Computers, vol. 34, no. 8, pp. 753-761, Aug. 1985.
6. T. Nanya and T. Kawamura, "On Error Indication for Totally Self-Checking Systems," IEEE Trans. Computers, vol. 35, no. 11, pp. 1,389-1,392, Nov. 1987.
7. V.G. Oklobdzija and P.G. Kovijanic, "On Testability of CMOS Domino Logic," Proc. 14th Int'l Symp. Fault-Tolerant Computing, pp. 50-55, Orlando, Fla., June 1984.
8. E. Fujiwara and K. Matsuoka, "A Totally Self-Checking, Generalized Prediction Checker and Its Application for Built-in Testing," Proc. 15th Int'l Symp. Fault-Tolerant Computing, pp. 384-389, Ann Arbor, Mich., June 1985.
9. M. Nicolaidis, "Fault Secure Property versus Strongly Code Disjoint Checkers," IEEE Trans. Computer-Aided Design, vol. 13, no. 5, pp. 651-658, May 1994.