Macromodel development for a FLOTOX EEPROM

IEEE Transactions on Electron Devices

Volumn 45, Issue 1, 1998, Pages 224-229

  Noren, Kenneth V ^a,b   Meng, Ming ^a,b  

^a UNIVERSITY OF IDAHO   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Analog integrated circuits; CAD; Circuit modeling; Circuit simulation; EEPROM; Equivalent circuits; Modeling, semiconductor device modeling; Semiconductor devices; Semiconductor memories; Simulation; SPICE

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; COMPUTER SOFTWARE; EQUIVALENT CIRCUITS; LINEAR INTEGRATED CIRCUITS; SEMICONDUCTOR DEVICE MODELS;

SOFTWARE PACKAGE SPICE;

PROM;

EID: 0031646593     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.658835     Document Type: Article

References (13)

1. C.-K. Sin, A. Kramer, and P. K. Ko, EEPROM as an analog storage device, with particular application in neural networks, IEEE Trans. Electron Devices, vol. 39, pp. 1410-1419, June 1992.
2. E. Saeckinger and W. Guggenbuehl, An analog trimming circuit based on a floating gate device, IEEE J. Solid-State Circuits, vol. 24, pp. 1437-1440, Dec. 1988.
3. L. C. Liong and P.-C. Liu, A theoretical model for the current-voltage characteristics of a floating-gate EEPROM cell, IEEE Trans. Electron Devices, vol. 40, pp. 146-151, Jan. 1993.
4. A. Bhattacharyya, Modeling of write/erase and charge retention characteristics of floating gate EEPROM devices, Solid-State Electron., vol. 27, no. 106, pp. 899-906, Oct. 1984.
5. C.-Y. Wu and C.-F. Chen, Physical model for characterizing and simulating a FLOTOX EEPROM device, Solid-State Electron., vol. 35 no. 5, pp. 705-716, May 1992.
6. R. Bez, D. Cantarelli, and P. Cappelletti, Experimental transient analysis of the tunnel current in EEPROM cells, IEEE Trans. Electron Devices, vol. 37, pp. 1081-1086, Apr. 1990.
7. S. O. Kong, and C. Y. Kwok, Simulation of the program operations of the FLOTOX EEPROM, Solid-State Electron., vol. 37, no. 12, pp. 1949-1960, 1994.
8. A. Kolodny, S. T. K. Nieh, B. Eitan, and J. Shappir, Analysis and modeling of floating-gate EEPROM cells, IEEE Trans. Electron Devices, vol. ED-33, pp. 835-844, June 1986.
9. M.-B. Chang, U. Sharma, and S. K. Cheng, An improved model for the erase operation of a flotox EEPROM cell, Solid-State Electron., vol. 35, no. 10, pp. 1513-1520, Oct. 1992.
10. M. Lanzoni, J. Sune, P. Olivo, and B. Ricco, Advanced electrical-level modeling of EEPROM cells, IEEE Trans. Electron Devices, vol. 40, pp. 951-957, May 1993.
11. S. Keeney and R. Bez, Complete transient simulation of flash EEPROM devices, IEEE Trans. Electron Devices, vol. 39, pp. 2750-2757, Dec. 1992.
12. A. Thomsen and M. A. Brooke, Low control voltage programming of floating gate MOSFET's and applications, IEEE Trans. Circuits Syst. I, vol. 41, June 1994.
13. R. Bez, D. Cantarelli, P. Cappelletti, and F. Maggioni, SPICE model for transient analysis of EEPROM cells, J. Physique Tome, vol. 49, pp. c4-677-c4-680, Sept. 1988.