Register-transfer level transformations for low-power data-paths

Integrated Computer-Aided Engineering

Volumn 5, Issue 4, 1998, Pages 315-332

  Musoll, Enric ^a   Cortadella, Jordi ^b  

^a NATIONAL SEMICONDUCTOR CORPORATION   (United States)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS;

DATA PATHS; REGISTER TRANSFER LEVEL (RTL) TECHNIQUES;

INTEGRATED CIRCUIT LAYOUT;

EID: 0031642568     PISSN: 10692509     EISSN: None     Source Type: Journal    
DOI: 10.3233/ica-1998-5403     Document Type: Article

References (28)

1. Aho, A.V., Sethi, R., and Ullman, J.D. (1986) Compilers: Principles, Techniques, and Tools, Addison-Wesley, Reading, Massachussets.
2. Allen, J.R., and Kennedy, K. (1984) "Automatic Loop Interchange", Proceedings of the SIGPLAN Symposium on Compiler Construction. 233-246.
3. Brown, C.W., and Shepherd, B.J. (1995) Graphics File Formats: reference and guide, Prentice-Hall.
4. Burd, T.D., and Brothersen, R.W. (January 1995) "Energy efficient CMOS microprocessor design", Proceedings of the 28th Annual Hawaii International Conference on System Sciences.
5. Chandrakasan, A., Sheng, S., and Brodersen, R. (April 1992) "Low power CMOS digital design", IEEE Transactions on Solid-State Circuits. 27(4):473-483.
6. Chandrakasan, A.P., Potkonjak, M., Mehra, R., Rabaey, J., and Brodersen, R.W. (January 1995) "Optimizing power using transformations", IEEE Transactions on Computer-Aided Design. 14(1):12-31.
7. Chandrakasan, A.P., Srivastava, M.B., and Brodersen, R.W. (January 1994) "Energy efficient programmable computation", Proceedings of the International Conference on VLSI Design. 261-264.
8. Chatterjee, A., and Roy, R.K. (January 1994) "Synthesis of low power linear DSP circuits using activity metrics", Proceedings of the International Conference on VLSI Design. 265-270.
9. Dasgupta, A., and Karri, R. (April 1995) "Simultaneous scheduling and binding for power minimization during microarchitectural synthesis", Proceedings of the International Symposium on Low Power Design. 69-74.
10. Dewilde, P., Deprettere, E., and Nouta, R. (1985) Parallel and pipelined VLSI implementation of signal processing algorithms, VLSI and Modern Signal Processing. Prentice-Hall, Inglewood Cliffs NJ. Chapter 15:257-264.
11. Gajski, D., Dutt, N., Wu, A., and Lin, S. (1992) High-level synthesis: introduction to Chip and System Design. Kluwer Academic Publishers.
12. Groeneveld, P., and Stravens, P. (1993) "Ocean: The Sea-of-Gates design system". Technical report, Delft University of Technology.
13. Kung, S.Y. (July 1984) "On supercomputing with systolic/wavefront array processor", Proceedings of the IEEE. 867-884.
14. Landman, P.E., and Rabaey, J.M. (April 1994) "Black-box capacitance models for architectural power analysis", Proceedings of the International Workshop on Low Power Design. 165-170.
15. Landman, P.E., and Rabaey, J.M. (April 1995) "Activity-sensitive architectural power analysis for the control path", Proceedings of the International Symposium on Low Power Design. 93-98.
16. Lin, C., and Kwatra, S. (1984) "An adaptive algorithm for motion compensated colour image coding", IEEE Globecom.
17. Martin, R.S., and Knight, J.P. (1995) "Power-profiler: Optimizing ASICs power consumption at the behavioral level", Proceedings of the 32nd Design Automation Conference.
18. Musoll, E., and Cortadella, J. (April 1995) "High-level synthesis techniques for reducing the activity of functional units", Proceedings of the International Symposium on Low Power Design. 99-104.
19. Musoll, E., and Cortadella, J. (September 1995) "Scheduling and resource binding for low power", Proceedings of the International Symposium on System Synthesis. 104-109.
20. Powell, S.R., and Chau, P.M. (June 1991) "A model for estimating power dissipation in a class of DSP VLSI chips", IEEE Transactions on Circuits and Systems. 38(6):646-650.
21. Press, W.H., Teukolsky, S.A., Vetterling, W.T., and Flannery, B.P. (1992) Numerical Recipes in C: The Art of Scientific Computing, Cambridge University Press, second edition.
22. Pugh, W. (1991) "The omega test: a fast and practical integer programming algorithm for dependence analysis", Proceedings of the Supercomputing'91.
23. Raghunathan, A., and Jha, N.K. (October 1994) "Behavioral synthesis for low power", Proceedings of the IEEE International Conference on Computer Design. 318-322.
24. Rao, K.R., and Yip, P. (1990) Discrete Cosine Transform, Academic Press.
25. Samsom, H., Franssen, F., Catthoor, F., and De Man, H. (September 1995) "System level verification of video and image processing specifications", Proceedings of the International Symposium, on System Synthesis. 144-149.
26. Treichler, J.R., Johnson Jr., C.R. and Larimore, M.G. (1987) Theory and Design of Adaptive Filters, John Wiley & Sons, New York.
27. van Gerenden, A.J. (August 1989) "SLS: An efficient switch-level timing simulator using min-max voltage waveforms", Proceedings of the VLSI 89 Conference. 79-88.
28. Wuytack, S., Catthoor, F., Franseen, F., Nachtergaele, L., and De Man, H. (April 1994) "Global communications and memory optimizing transformations for low power", Proceedings of the International Workshop on Low Power Design. 203-208.