|
Volumn 3, Issue , 1998, Pages 546-549
|
IC implementation of a current-mode chaotic neuron
a a a
a
Columbia Univ
*
(United States)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CHAOS THEORY;
CMOS INTEGRATED CIRCUITS;
INTEGRATED CIRCUIT LAYOUT;
NEURAL NETWORKS;
CURRENT-MODE CHAOTIC NEURONS;
ELECTRIC INVERTERS;
|
EID: 0031632189
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (5)
|
References (18)
|