Hierarchical algorithms for assessing probabilistic constraints on system performance

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 251-256

  De Veciana, G ^a   Jacome, M ^a   Guo, J H ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; ALGORITHMS; CONSTRAINT THEORY; DECODING; IMAGE CODING; MATHEMATICAL MODELS; PROBABILITY;

DESIGNING SYSTEMS; HIERARCHICAL ALGORITHM; PERFORMANCE CONSTRAINTS; PROBABILISTIC CONSTRAINTS; PROBABILISTIC PERFORMANCE; PROBABILISTIC RELAXATION; THROUGHPUT CONSTRAINTS; UNCERTAIN DELAY;

AUTOMATION; SYSTEMS ANALYSIS;

HIERARCHICAL ALGORITHMS;

EID: 0031628351     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. In G. De Micheli and M. Sami, editors, Hardware/Software Codesign. Kluwer Academic, 1996.
2. G. de Veciana, M. Jacome, and J.-H. Guo. Hierarchical algorithms for assessing probabilistic constraints on system performance. Tech. Rep., Dec. 1997.
3. D. Gajski et. al. Specification and Design Of Embedded Systems. PTR Prentice Hall, 1994.
4. V. Bhaskaran et al. Algorithmic and architectural enhancements for real-time MPEG-1 decoding on a general purpose rise workstation. IEEE Trans. Circ. & Syst. Video Tech., 5(5):380-86, Oct. 1995.
5. R. Guerin and A. Orda. QoS-based routing in networks with inaccurate information: Theory and algorithms. IBM Research Report 2015, 1996.
6. R. Gupta. Co-synthsis of Hardware and Software for Digital Embedded Systems. Kluwer Academic, 1995.
7. W. Lee and Y. Kim. MPEG-2 video decoding on programmable processors: computational and architectural requirements. In Proc. SPIE, pages 265-87, 1995.
8. N. Liu. MPEG decoder architecture for embedded applications. IEEE Trans. Consumer Elect., 42(4):1021- 28, Nov. 1996.
9. D. G. Luenberger. Linear and Nonlinear Programming. Addison-Wesley, 1989.
10. D. Mitra and J. A. Morrison. Multiple time scale regulation and worst case processes for ATM network control. Proc. 34th CDC, pages 353-357, 1995.
11. H. Peixoto and M. Jacome. Algorithm and architecture level design space exploration using hierarchical dataflows. In Proc. 11th Intern. Conf. on Application- specific Systems, Architectures and Processors, pages 271-82, July 1997.