Fast state verification

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 619-624

  Sun, Dechang ^a   Vinnakota, Bapiraju ^a   Jiang, Wanli ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; DESIGN; ALGORITHMS; BINARY CODES; FINITE AUTOMATA; HEURISTIC METHODS;

BINARY INPUTS; FAST STATE; FINITE STATE; FUNCTIONAL FAULTS; FUNCTIONAL TEST; INPUT/OUTPUT; SEARCH SPACES; TRADITIONAL APPROACHES;

HEURISTIC ALGORITHMS; SEQUENTIAL CIRCUITS;

FAST STATE VERIFICATION; FINITE STATE MACHINES; UNIQUE INPUT/OUTPUT (UIO) SEQUENCES;

EID: 0031628340     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277205     Document Type: Conference Paper

References (13)

1. D. Lee and M. Yannakakis, "Principles and Methods of Testing Finite State Machines-A Survey, " Proceedings of IEEE, vol. 84, No.8, pp. 1090-1122, August, 1996.
2. D. Lee and M. Yannakakis, "Testing finite state machines: State identification and verification, " IEEE Trans. Computers, vol. 43, No.3, pp. 306-320, 1994.
3. A. V. Aho, A. T. Dahbura, D. Lee and M. U. Uyar, "An Optimization technique for protocol conformance test generation based on UIO sequences and rural Chinese postman tours, " IEEE Trans. Communications, vol. 39, No.3, pp. 1604-1615, 1991.
4. K. T. Cheng and J. Y. Jou, "Functional Test Generation for Finite State Machines, " International Test Conference, September 1990.
5. K. Sabnani and A. Dahbura, "A Protocol Test Generation Procedure, " Computer Networks, vol.15, pp285-297, 1988.
6. E. Hsieh, "Checking Experiments for Sequential Machines, " IEEE Trans. Computers, vol. C-20, pp.1152-1166, Oct. 1971.
7. I. Pomeranz and S. M. Reddy, "On achieving complete fault coverage for sequential machines using the transition fault model, " Proceedings DAC, pp. 341-346, 1991.
8. G. Buonanno, F. Fummi, and D. Sciuto, F. Lombardi, "FSMTest: Functional test generation for sequential circuits, " INTEGRATION, the VLSI Journal 20, pp.303-325, 1996.
9. B. Vinnakota and J. Andrews, "Fast Fault Translation, " IEEE Trans. VLSI Systems, pp.122-133, March 1998.
10. R. Lisanke, "Finite-state machine benchmark set, " Preliminary benchmark collection, 1987. Available at "http://www.cbl.ncsu.edu.
11. A. Aho, A.T. Dahbura, D.Lee and M. UmitUyar, "An optimization technique for protocol conformance test generation based on UIO sequences and Rural Chinese Postman Tours, " Protocol Specification, Testing and Verification, Vol. 8, North-Holland, Amsterdam, pp.131-143, 1988.
12. Y.-N. Shen, F. Lombardi and A.T. Dahbura, "Protocol conformance testing by multiple UIO sequence, " Protocol Specification, Testing and Verification, Vol. 14, North-Holland, Amsterdam, pp.131-143, 1990.
13. D. Schin, Y.-N. Shen and F. Lombardi, "An approach for UIO generation for FSM verification and validation, " Proc. ISCAS, vol. 4, pp.303-306, 1994.