메뉴 건너뛰기




Volumn , Issue , 1998, Pages 365-368

High speed CMOS buffer for driving large capacitive loads in digital ASICs

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BUFFER CIRCUITS; CAPACITANCE; ELECTRIC LOADS; TIMING CIRCUITS;

EID: 0031624572     PISSN: 10630988     EISSN: None     Source Type: None    
DOI: 10.1109/ASIC.1998.723037     Document Type: Conference Paper
Times cited : (3)

References (10)
  • 1
    • 0025415048 scopus 로고
    • Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas
    • Τ. Sakurai A. R. Newton Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas IEEE Journal of Solid-State Circuits SC-25 2 584 594 April 1990
    • (1990) IEEE Journal of Solid-State Circuits , vol.SC-25 , Issue.2 , pp. 584-594
    • Sakurai, Τ.1    Newton, A.R.2
  • 2
    • 0016498379 scopus 로고
    • An Optimized Output Stage for MOS Integrated Circuits
    • H. G. Lin L. W. Linholm An Optimized Output Stage for MOS Integrated Circuits IEEE Journal of Solid-State Circuits SC-10 2 106 109 April 1975
    • (1975) IEEE Journal of Solid-State Circuits , vol.SC-10 , Issue.2 , pp. 106-109
    • Lin, H.G.1    Linholm, L.W.2
  • 5
    • 0025953236 scopus 로고
    • Optimum Buffer Circuits for Driving Long Uniform Lines
    • S. Dhar M. A. Franklin Optimum Buffer Circuits for Driving Long Uniform Lines IEEE Journal of Solid-State Circuits SC-26 151 155 January 1991
    • (1991) IEEE Journal of Solid-State Circuits , vol.SC-26 , pp. 151-155
    • Dhar, S.1    Franklin, M.A.2
  • 6
    • 0002201010 scopus 로고
    • A Unified Design Methodology for CMOS Tapered Buffers
    • B. S. Cherkauer E. G. Friedman A Unified Design Methodology for CMOS Tapered Buffers IEEE Transactions on VLSI Systems VLSI-3 1 99 111 March 1995
    • (1995) IEEE Transactions on VLSI Systems , vol.VLSI-3 , Issue.1 , pp. 99-111
    • Cherkauer, B.S.1    Friedman, E.G.2
  • 7
    • 0029244747 scopus 로고
    • Design of Tapered Buffers with Local Interconnect Capacitance
    • B. S. Cherkauer E. G. Friedman Design of Tapered Buffers with Local Interconnect Capacitance IEEE Journal of Solid-State Circuits SC-30 2 151 155 February 1995
    • (1995) IEEE Journal of Solid-State Circuits , vol.SC-30 , Issue.2 , pp. 151-155
    • Cherkauer, B.S.1    Friedman, E.G.2
  • 8
    • 85145899144 scopus 로고    scopus 로고
    • A Design Perspective
    • Digital Integrated Circuits Prentice-Hall, Inc
    • J. M. Rabaey A Design Perspective 1996 Prentice-Hall, Inc Digital Integrated Circuits
    • (1996)
    • Rabaey, J.M.1
  • 9
    • 0029716126 scopus 로고    scopus 로고
    • Feedback controlled splitpath CMOS buffer
    • H.-Y. Huang Y.-H. Chu Feedback controlled splitpath CMOS buffer Proceedings of the IEEE International Symposium on Circuits and Systems 4 300 303 Proceedings of the IEEE International Symposium on Circuits and Systems 1996-May
    • (1996) , vol.4 , pp. 300-303
    • Huang, H.-Y.1    Chu, Y.-H.2
  • 10
    • 0004008244 scopus 로고
    • Analysis and Design of Digital Integrated Circuits
    • McGraw-Hill
    • D. Hodges H. Jackson Analysis and Design of Digital Integrated Circuits 1988 McGraw-Hill
    • (1988)
    • Hodges, D.1    Jackson, H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.