M32: A constructive multilevel logic synthesis system

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 336-341

  Kravets, Victor N ^a   Sakallah, Karem A ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); LOGIC SYNTHESIS; ALGORITHMS; LOGIC DESIGN;

CIRCUIT CONSTRUCTION; MULTI STAGE; PRIMARY INPUTS; PRIMARY OUTPUTS; STRUCTURAL REPRESENTATION; SYNTHESIS TOOL; TARGET TECHNOLOGY; TECHNOLOGY INDEPENDENT;

COMPUTER CIRCUITS; LOGIC CIRCUITS;

CONSTRUCTIVE MULTILEVEL LOGIC SYNTHESIS SYSTEMS;

EID: 0031618673     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. P. Abouzeid, K. Sakouti, G. Saucier, and F. Poirot. Multilevel synthesis minimizing the routing factor. In Proc. 27th DAC, pp. 365-368, June 1990.
2. K. Bartlett, W. Cohenand A. de Geus, and G. Hachtel. Synthesis and optimization of multilevel logic under timing constraints. IEEE Trans. CAD IC, CAD-5, 1986.
3. R. Brayton, E. Detjens, S. Krishna et al. Multiple-level optimization system. In Proc. ICCAD, Nov. 1986.
4. R. K. Brayton, G. D. Hachtel, L. A. Hemachandra et al. A comparison of logic minimization strategies using ESPRESSO. In Proc. IEEE Intern Symp. Circ. Systems, pp. 42-48, May 1982.
5. R. K. Brayton and C. McMullen. Synthesis and optimization of multistage logic. In Proc. ICCD, pp. 23-28, 1984.
6. R. K. Brayton, C. McMullen, G. D. Hachtel, and A. Sangiovanni-Vincentelli. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers for VLSI Synthesis, 1984.
7. R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang. MIS: A multiiple-level logic optimization system. IEEE TCAD IC, 6:1062-1081, Nov. 1987.
8. Cascade Design Automation, Bellevue, WA 98006. EPOCH User's Manual, ver. 3.2, 1995.
9. E. Davidson. An algorithm for NAND decomposition under network constraints. IEEE TC, C-18(12):1098-1109, Dec. 1969.
10. E. Detjens, G. Gannot, R. Rudell, et al. Technology mapping in MIS. In Proc. ICCAD, pp. 116-119, Nov. 1987.
11. D. L. Dietmeyer. Logic design of digital Systems. Allyn and Bacon, Boston, MA, 1978.
12. E. M. Sentovich et al. SIS: A system for sequential circuit synthesis. Technical Report UCB/ERL M92/41, UC Berkeley, Electronics Research Laboratory, May 1992.
13. J. P. Fishburn. LATTIS: An iterative speedup heuristic for mapped logic. In Proc. 29th DAC, pp. 488-491, June 1992.
14. D. Gregory, K. Bartlett, A. de Geus, and G. Hachtel. Socrates: A system for automatically synthesizing and optimizing combinational logic. In Proc. 23rdDAC, pp. 79-85, 1986.
15. G. Hachtel, R. M. Jacoby, K. Keutzer et al. On properties of algebraic transformations and the synthesis of multifault-ir- redundant circuits. IEEE TCAD IC, 11(3):313-321, March 1992.
16. K. Keutzer. DAGON: Technology binding and local optimization by DAG matching. In Proc. 24th DAC, pp. 341-347, June 1987.
17. K. Keutzer, A. R. Newton, and N. Shenoy. The future of logic synthesis and physical design in deep-submicron process geometries. In Proc. ISPD, pp. 218-224, 1997.
18. V. N. Kravets and K. A. Sakallah. Constructive multilevel logic synthesis under properties of boolean algebra. Technical Report CSE-TR-359-98, March 1998.
19. E.Lehman, Y. Watanabe, J. Grodstein and H. Harkness. Logic decomposition during technology mapping. In Proc. ICCD, pp. 263-271, 1995.
20. P. McGeer, R. Brayton, and A. Sangiovanni-Vincentelli. Performance enhancement through the generalized bypass transform. In Proc. ICCAD, pp. 184-187, Nov. 1991.
21. G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, Inc., 1994.
22. L. Benini G. De Micheli. A survey of boolean matching techniques for library binding. ACM TODAES, 2(3), 1997.
23. M. Pedram and N. Bhat. Layout driven technology mapping. In Proc. 28th DAC, pp. 99-105, June 1991.
24. G. Saucier, J. Fron, and P. Abouzied. Lexicographical expressions of boolean functions with applications to multilevel synthesis. IEEE TCAD IC, 12:1642-1654, Nov. 1993.
25. P. R. Schneider and D. L. Dietmeyer. An algorithm for synthesis of multiple-output combinational logic. IEEE TC, C- 17(2): 117-128, Feb. 1968.
26. K. Scott and K. Keutzer. Improving cell libraries for synthesis. In Proc. IEEE Custom Integrated Circuits Conf, pp. 721-724, 1994.
27. K. J. Singh and A. Sangiovanni-Vincentelli. A heuristic algorithm for the fanout problem. In Proc. 27th DAC, pp. 357-360, June1990.
28. H. J. Touati, H. Savoj, and R. K. Brayton. Delay optimization of combinational logic circuits and partial collapsing. In Proc. 28th DAC., pp. 188-191, June 1991.
29. H. Vaishnav and M. Pedram. Minimizing the routing cost during logic extraction. In Proc. 32ndDAC, pp. 70-75, June 1995.
30. S. Yang. Logic synthesis and optimization benchmarks user guide - version 3.0. MCNC, Research Triangle Park, NC, January 1991.
31. K. Yoshikawa, H. Ichiiryu, H. Tanishita et al. A depth-decreasing heuristic for combinational logic; or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between. In Proc. 28thDAC, pp. 112-117, June 1991.