Rate optimal VLSI design from data flow graph

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 118-121

  Oh, Moonwook ^a   Ha, Soonhoi ^a  

^a Seoul National University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

DATA FLOW ANALYSIS; DATA TRANSFER; GRAPHIC METHODS; INTEGRATED CIRCUIT DESIGN; VLSI CIRCUITS; GRAPH THEORY; INTEGRATED CIRCUIT LAYOUT;

CONTROL PATH; RATE-OPTIMAL SCHEDULING; VLSI DESIGN;

DATA FLOW GRAPHS; DATA FLOW ANALYSIS;

BUFFER REGISTERS; DATA FLOW GRAPHS (DFG);

EID: 0031618410     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. Synopsys Inc, 700 E Middlefield Rd Mountain View CA 94043. USA COSSAP Usres Manual : VHDL Code generation.
2. MC Williamson and EA Lee. Synthesis of parallel hardware implementions from synchronouns dataflow graph specification, In 30th Asilomar Conference on Signals, System, and Computers, Pacific Grove, Calfornisa, USA. November 1996.
3. C. Y. Wang and K. K. Parhi, The mars high level dsp synthesis system, In VLSI design Methodologies for Digital Signal Processing Aretiecture .Kluwer Academic Press. 1994.
4. K. K. Parhi. High-level algorithm and architecture transformations for dsp synthesis. Journal of VLSI Signal Processing, 9:pp 121-143, 1995.
5. R. Reiter. Scheduling parallel computations. Journal of ACM, 15(4):pp. 590-599, October 1968.
6. K. K. Parhi. Static rate-optimal scheduling of iterative data-flow program via optimum unfoliding. IEEE Trans, on Computers, 40(2), February 1991.
7. L. G. Jeng and L. G. Chen. Rate-optimal dsp synthesis by pipeline and minimum unfolding. IEEE Trans, on VLSI Systems, 2(1), March 1994.
8. D. J. Wang and Y. H. Hu. Fully static multiprocessor array readability criteria for real-time recurrent dsp applications. IEEE Trans, on Signal Processing, 42(5), May 1994.
9. L. G. Jeng and L. G. Chen. A globally static rate optimal scheduling from recursive dsp algorithms. In Proc. ICASSP, pp. 1005-1008, May 1991.
10. L. F. Chao and E. H. M. Sha. Unfolding and retiming data-flow dsp programs for rise multiprocessor scheduling. In Proc. ICASSP, volume 5, pp. 565-568, 1992.
11. C. Y. Wang and K. K. Parhi. High-level dsp synthesis using concurrent transformations, scheduling and allocation. IEEE Trans, on CAD of IC and System, 14(3), March 1995.
12. L. E. Lucke and K. K. Parhi. Data-flow transformations for critical path time reduction in high-level dsp synthesis. IEEE Trans, on CAD of IC and Systems, 12(7), July 1993.