An analog memory circuit for spiking silicon neurons

Neural Computation

Volumn 9, Issue 2, 1997, Pages 419-440

  Elias, John G ^a   Northmore, David P M ^a   Westerman, Wayne ^a  

^a UNIVERSITY OF DELAWARE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SILICON;

ACTION POTENTIAL; ANALOG COMPUTER; ANALOG DIGITAL CONVERTER; ARTICLE; ARTIFACT; ARTIFICIAL NEURAL NETWORK; DENDRITE; ELECTRIC CONDUCTIVITY; MEMORY; NERVE CELL; PHYSIOLOGY; SEMICONDUCTOR; SYNAPSE;

ACTION POTENTIALS; ANALOG-DIGITAL CONVERSION; ARTIFACTS; COMPUTERS, ANALOG; DENDRITES; ELECTRIC CONDUCTIVITY; MEMORY; NEURAL NETWORKS (COMPUTER); NEURONS; SILICON; SYNAPSES; TRANSISTORS;

EID: 0031568360     PISSN: 08997667     EISSN: None     Source Type: Journal    
DOI: 10.1162/neco.1997.9.2.419     Document Type: Article

References (24)

1. Advanced Micro Devices. 1995. Data sheet for AM29F010 Flash Digital Memory. Sunnyvale, CA.
2. Alspector, J. 1987. A neuromorphic VLSI learning system. Proc. 1987 Stanford Conf. Advanced Research in VLSI, 313-349.
3. Allen, P. E., and Sanchez-Sinencio, E. 1984. Switched Capacitor Circuits. Van Nostrand Reinhold, New York.
4. Diori, C., Hasler, P., Minch, B., and Mead, C. 1995. A high-resolution non-volatile analog memory cell. IEEE Int. Symposium on Circuits and Systems, 2233-2236.
5. Douglas, R., and Mahowald, M. A. 1995. Personal communication.
6. Dowling, J. 1987. The Retina: An Approachable Part of the Brain. Harvard University Press, Cambridge, MA.
7. Elias, J. G. 1993. Artificial dendritic trees. Neural Comp. 5, 648-664.
8. Elias, J. G., and Northmore, D. P. M. 1995. Switched-capacitor neuromorphs with wide-range variable dynamics. IEEE Trans. Neural Networks 6 (6), 1542-1548.
9. Frohman-Bentchkowsky, D. 1971. Memory behavior in a floating-gate avalanche-injection MOS (FAMOS) structure. Applied Physics Letter 18.
10. Hasler, P., Diori, C., Minch, B. A., and Mead, C. 1995. Single transistor learning synapses. Advances in Neural Information Processing Systems 7, 817-824.
11. Holler, M., Tam, Si., Castro, H., and Benson, R. 1989. An electrically trainable artificial neural network (ETANN) with 10240 "floating gate" synapses. International Joint Conference on Neural Networks, Washington, DC, II-191-196.
12. Lee, B. W., Sheu, B. J., and Yang, H. 1991. Analog floating-gate synapses for general-purpose VLSI neural computation. IEEE Trans. on Circuits and Systems 38 (6), 654-658.
13. Lenzlinger, M., and Snow, E. H. 1969. Fowler-Nordheim tunneling into thermally grown SiO2. J. Appl. Phys. 40, 278-283.
14. Mahowald, M. A. 1991. Evolving analog VLSI neurons. In Single Neuron Computation, T. McKenna, J. Davis, and S. F. Zornetzer, eds., Chap. 15. Academic Press, San Diego, CA.
15. Mahowald, M. A., and Douglas, R. 1991. A silicon neuron. Nature 354, 515-518.
16. Mead, C. 1989. Analog VLSI and Neural Systems. Adaptive retina. In Analog VLSI Implementations of Neural Systems. C. Mead and M. Ismail, eds., 239-246. Kluwer, Norwell, MA.
17. McCormick, D. A., Huguenard, J., and Strowbridge, B. W. 1992. Determination of state-dependent processing in thalamus by single neuron properties and neuromodulators. In Single Neuron Computation, T. McKenna, J. Davis, and S. F. Zornetzer, eds., 8: 1245-1265. Academic Press, San Diego, CA.
18. McLaughlin, S. B. 1981. The role of sensory adaptation in the retina. J. Exp. Biol. 146, 39-62.
19. Murray, A., and Tarassenko, L. 1994. Analogue neural VLSI - A Pulse Stream Approach. Chapman & Hall, London.
20. Northmore, D. P. M., and Elias, J. G. 1996. Spike train processing by a silicon neuromorph: The role of sublinear summation in dendrites. Neural Comp. 8, 1245-1265.
21. Shepherd, G. M., and Koch, C. 1990. Dendritic electrotonus and synaptic integration. In Synaptic Organization of the Brain, G. M. Shepherd, ed., 439-473. Oxford University Press, New York.
22. Sheu, B. J., and Hu, C. M. 1983. Modeling the switch-induced error voltage on a switched-capacitor. IEEE Trans. on Circuits and Systems cas-30 (12), 911-913.
23. Shoemaker, P., Lagnado, I., and Shimabukuro, R. 1988. Artificial neural network implementation with floating gate MOS devices. In Hardware Implementation of Neuron Nets and Synapses, a workshop sponsored by NSF and ONR, San Diego, CA.
24. Wilson, W. B., Massoud, H. Z., Swanson, E. J., George, R. T., and Fair, R. B. 1985. Measurement and modeling of charge feed through in e-channel MOS analog switches. IEEE J. Solid-State Circuits SC-20 (6), 1206-1213.