Quadratic-translinear CMOS multiplier-divider circuit

Electronics Letters

Volumn 33, Issue 10, 1997, Pages 860-861

  Gai, Weixin ^a   Chen, Hongyi ^a   Seevinck, E ^b  

^a TSINGHUA UNIVERSITY   (China)

^b UNIVERSITY OF PRETORIA   (South Africa)

Author keywords

CMOS integrated circuits; Multiplying circuits

Indexed keywords

COMPUTER SIMULATION; DIVIDING CIRCUITS (ARITHMETIC); FUZZY CONTROL; FUZZY SETS; MOSFET DEVICES; MULTIPLYING CIRCUITS; NEURAL NETWORKS; VLSI CIRCUITS;

DRAIN SATURATION CURRENT; GATE SOURCE VOLTAGE;

CMOS INTEGRATED CIRCUITS;

EID: 0031559290     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19970611     Document Type: Article

References (8)

1. SAXENA, N., and CLARK, J.J.: 'A four-quadrant CMOS analogue multiplier for analogue neural networks', IEEE J. Solid-State Circuits, 1994, 29, (6), pp. 746-749
2. LIU, S.I., and HWANG, Y.S.: 'CMOS four-quadrant multiplier using bias feedback techniques', IEEE J. Solid-State Circuits, 1994, 29, (6), pp. 750-752
3. LIU, S.I.: 'Low voltage CMOS four-quadrant multiplier', Electron. Lett., 1994, 30, (25), pp. 2125-2126
4. BULT, K., and WALLINGA, H.: 'A CMOS four quadrant analogue multiplier', IEEE J. Solid-State Circuits, 1986, 21, (3), pp. 430-435
5. SEEVINCK, E.: 'CMOS translinear circuits' in SANSEN, W., HUIJSING, J.H., and VAN DE PLASSCHE, R.J. (Eds.): 'Advanced analog circuit design' (Kluwer Academic Publishers, Dordrecht, 1997)
6. GILBERT, B.: 'Translinear circuits: A proposed classification', Electron. Lett., 1975, 11, pp. 14-16 (Also 'Errata', ibid., p. 136)
7. SEEVINCK, E., and WIEGERINK, R.J.: 'Generalized translinear circuit principle', IEEE J. Solid-State Circuits, 1991, 26, (8), pp. 1098-1102
8. WIEGERINK, R.J.: 'Analysis and synthesis of MOS translinear circuits' (Kluwer, Boston, 1993)