Synthesis of hazard-free asynchronous circuits based on characteristic graph

IEEE Transactions on Computers

Volumn 46, Issue 11, 1997, Pages 1246-1263

  Lin, Kuan Jen ^b   Kuo, Chi Wen ^c   Lin, Chen Shang ^a,d  

^a IEEE

^b Chinese Institute of Technology and Commerce   (Taiwan)

^c Nan Ya Plastics Corporation   (Taiwan)

^d NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Asynchronous circuit; Characteristic graph; Exact optimization; Hazard freeness; Signal transition graph

Indexed keywords

ELECTRIC NETWORK SYNTHESIS; GRAPH THEORY; OPTIMIZATION; STATE SPACE METHODS;

ASYNCHRONOUS CIRCUITS; CHARACTERISTIC GRAPH; SIGNAL TRANSITION GRAPH;

COMPUTER CIRCUITS;

EID: 0031386645     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.644299     Document Type: Article

References (28)

1. P.A. Beerel and T.H.-Y Meng, "Automatic Gate-Level Synthesis of Speed-Independent Circuits," Proc. ICCAD, pp. 581-586, 1992.
2. P.A. Beerel and T.H.-Y Meng, "Semi-Modularity and Testability of Speed-Independent Circuits," Integration, the VLSI J., vol. 13, pp. 301-322, 1992.
3. T.A. Chu, "Synthesis of Self-Timed Control Circuits from Graphical Specifications," PhD thesis, Massachusetts Inst. of Technolgy, June 1987.
4. T.A. Chu, "Automatic Synthesis and Verification of Hazard-Free Control Circuits from Asynchronous Finite State Machine Specifications," Proc. ICCD, pp. 407-413, 1992.
5. M. Hack, "Analysis of Production Schemata by Petri Nets," TR94, Project MAC, Massachusetts Inst. of Technology, 1972.
6. M.R. Garey and D.S. Jahson, Computers and Intractability: A Guide to the Theory and NP-Completeness. W.H. Freeman, 1979.
7. L. Lavagno, K. Keutzer, and A. Sangiovanni Vincentelli, "Algorithms for Synthesis of Hazard-Free Asynchronous Circuits," Proc. 28th Design Automation Conf., pp. 302-308, 1991.
8. L. Lavagno, C.W. Moon, R.K. Brayton, and A. Sangiovanni Vincentelli, "Solving the State Assignment Problem for STG," Proc. 29th Design Automation Conf., pp. 568-572, 1992.
9. K.J. Lin, J.W. Kuo, and C.S. Lin, "Direct Synthesis of Asynchronous Hazard-Free Circuits Based on Lock Relation and MG-Decomposition from STGs," Proc. European Conf. Design Automation, pp. 178-183, 1994.
10. M.A. Kishinevsky, A.Y. Kondratyev, and A.R. Taubin, "Specification and Analysis of Self-Timed Circuits," J VLSI Signal Processing, vol. 7, pp. 117-135, 1994.
11. A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanbekbergen, and A. Yakovlev. "Basic Gate Implementation of Speed-Independent Circuits," Proc. 31th Design Automation Conf., pp. 56-62, 1994.
12. A.J. Martin, "Compiling Communication Process into DelayInsensitive VLSI Circuits," J Distributed Computing, vol. 1, pp. 226-234, 1986.
13. T.H. Meng, Synchronization Design for Digital Systems. Kluwer Academic, 1990.
14. R.E. Miller, Switching Theory, vol. 2. John Wiley & Sons, 1965.
15. C.E. Molnar, T.P. Fang, and F.U. Rosenberger, "Synthesis of Delay-Insensitive Modules," Proc. Chape Hill Conf. VLSI, pp. 67-86, 1985.
16. C.W. Moon, P.R. Stephan, and R.K. Brayton, "Synthesis of Hazard-Free Asynchronous Circuits from Graphical Specifications," Proc. Int'l Conf. Computer Aided Design, pp. 322-325, 1991.
17. T. Murata, "Petri Nets: Properties, Analysis and Applications," Proc. IEEE, vol. 77, no. 4, pp. 541-580, 1989.
18. E. Paster and J. Cortadella, "Polynomial Algorithm for the Synthesis of Hazard-Free Circuits from STGs," Proc. Int'l Coonf. Computer Aided Design, pp. 250-254, 1993.
19. I.E. Sutherland, "Micropipelines," Comm. ACM, vol. 32, no. 6, pp. 720-738, 1989.
20. S.H. Unger, Asynchronous Sequential Switching Circuits. Wiley Interscience, 1969.
21. P. Vanbekbergen, F. Catthoor, J.V. Meerbergen, and H.D. Man, "Optimized Synthesis of Asynchronous Control Circuits from Graph-theoretic Specifications," Proc. Int'l Conf. Computer Aided Design, pp. 184-187, 1990.
22. V.I. Varshavky, Self-Timed Control of Concurrent Process. Kluwer Academic, 1990.
23. K. Van Berkel, "Beware the Isochronic Fork," Integration VLSI J, vol. 13, no. 2, pp. 103-128, 1992.
24. K. Van Berkel, "VLSI Programming of a Modulo-N Counter with Constant Response Times and Constant Power," Proc. 1993 IFIP Working Conf. Asynchronous Design Methodologies, pp. 1-11, 1993.
25. T.E. Williams, and M.A. Horowitz, "A Zero-Overhead Self-Timed 160ns 54b CMOS Divider," IEEE J. Solid-State Circuits, pp. 1,651-1,661, Nov. 1991.
26. F.K. Hwang, D.S. Richards, and P. Winter, The Steiner Tree Problem. North-Holland, 1992.
27. C. Ykman-Couvreur, B. Lin, G. Goossens, and H.D. Man, "Synthesis and Optimization of Asynchronous Controllers Based on Extended Lock Graph Theory," Proc. European Conf. Design Automation, pp. 512-517, 1993.
28. K.Y. Yun and D.L. Dill, "Synthesis of 3D Asynchronous State Machines," Proc. IEEE Int'l Conf. Computer Design, pp. 346-350, 1992.