Selective victim caching: A method to improve the performance of direct-mapped caches

IEEE Transactions on Computers

Volumn 46, Issue 5, 1997, Pages 603-610

  Stiliadis, Dimitrios ^a,b   Varma, Anujan ^b  

^a LUCENT TECHNOLOGIES   (United States)

^b University of California Santa Cruz   (United States)

Author keywords

Cache simulation; Data cache; Direct mapped cache; Instruction cache; Victim cache

Indexed keywords

COMPUTER SIMULATION; PIPELINE PROCESSING SYSTEMS; STORAGE ALLOCATION (COMPUTER);

DATA CACHES; DIRECT MAPPED CACHES; INSTRUCTION CACHES; VICTIM CACHES;

BUFFER STORAGE;

EID: 0031386642     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.589235     Document Type: Article

References (17)

1. N. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," Proc. 17th Int'l Symp. Computer Architecture, pp. 364-373, May 1990.
2. B. Prince, Semiconductor Memories. Wiley Publishers, 1991.
3. A. Smith, "Cache Memories," Computing Surveys, vol. 14, pp. 473-530, Sept. 1982.
4. M. Hill, "A Case for Direct-Mapped Caches," Computer, vol. 21, no. 12, pp. 25-40, Dec. 1988.
5. S. Przybylski, M. Howrowitz, and J. Hennessy, "Performance Tradeoffs in Cache Design," Proc. 15th Int'l Symp. Computer Architecture, pp. 290-298, June 1988.
6. N. Jouppi, "Cache Write Policies and Performance," Proc. 20th Ann. Int'l Symp. Computer Architecture, pp. 191-201, May 1993.
7. S. McFarling, "Cache Replacement with Dynamic Exclusion," Proc. 19th Int'l Symp. Computer Architecture, pp. 192-200, May 1992.
8. A. Agarwal and S. Pudar, "Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches," Proc. 20th Int'l Symp. Computer Architecture, pp. 179-190, May 1993.
9. E. McLellan, "The Alpha AXP Architecture and 21064 Processor," IEEE Micro, vol. 13, no. 3, pp. 36-47, June 1993.
10. T. Wada, S. Rajan, and S. Przybylski, "An Analytical Access Time Model for On-Chip Cache Memories," IEEE J. Solid-State Circuits, vol. 27, no. 8, 1992.
11. N. Jouppi and S. Wilton, "Tradeoffs in Two-Level On-Chip Caching," Proc. 21st Ann. Int'l Symp. Computer Architecture, pp. 34-45, Apr. 1994.
12. S. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-Chip Caches," Research Report 93/ 5, Digital Equipment Corp., Western Research Laboratory, 1994.
13. D. Wall, A. Borg, and R. Kessler, "Generation and Analysis of Very Long Address Traces," Proc. 17th Int'l Symp. Computer Architecture, pp. 290-298, June 1990.
14. T. Ball and J. Larus, "Optimally Profiling and Tracing Programs," Conf. Record 19th Ann. ACM SIGPLAN-SIGACT Symp. Principles of Programming Languages, Jan. 1992.
15. J. Flanagan, "A New Methodology for Accurate Trace Collection and Its Application to Memory Hierarchy Performance Modeling," PhD thesis, Brigham Young Univ., Dec. 1993.
16. K. Grimsrud, J. Archibald, M. Ripley, and K. Flanagan, "BACH: A Hardware Monitor for Tracing Microprocessor-Based Systems," Microprocessors and Microsystems, vol. 17, pp. 443-459, Oct. 1993.
17. D. Stiliadis and A. Varma, "Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches," Tech. Rep. UCSC-CRL-93-41, U.C. Santa Cruz, 1993 (http:/ / www.cse.ucsc.edu/ research/ hsnlab/ publications.html).