On dictionary-based fault location in digital logic circuits

IEEE Transactions on Computers

Volumn 46, Issue 1, 1997, Pages 48-59

  Pomeranz, Irith ^a,b   Reddy, Sudhakar M ^a,b  

^a UNIVERSITY OF IOWA   (United States)

^b IEEE   (United States)

Author keywords

Compact fault dictionary; Dynamic fault diagnosis; Fault diagnosis; Fault dictionary

Indexed keywords

DIGITAL CIRCUITS; ERROR ANALYSIS; ERROR DETECTION; FAILURE ANALYSIS;

COMPACT FAULT DICTIONARY;

LOGIC CIRCUITS;

EID: 0031385395     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.559802     Document Type: Article

References (28)

1. M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. Computer Science Press, 1990.
2. R.E. Tulloss, "Sze Optimization of Fault Dictionaries," Proc. 1978 Semiconductor Test Conf., pp. 264-265, 1978.
3. R.E. Tulloss, "Fault Dictionary Compression: Recognizing When a Fault May Be Unambiguously Represented by a Single Failure Detection," Proc. 1980 Test Conf., pp. 368-370, Nov. 1980.
4. J. Richman and K.R. Bowden, "The Modern Fault Dictionary," Proc. 1985 Int'l Test Conf., pp. 696-702, Sept. 1985.
5. V. Ratford and P. Keating, "Integrating Guided Probe and Fault Dictionary: An Enhanced Diagnostic Approach," Proc. Int'l Test Conf., pp. 304-311, 1986.
6. R.C. Aitken and V.K. Agarwal, "A Diagnosis Method Using Pseudo-Random Vectors without Intermediate Signatures," Proc. 1989 Int'l Conf. Computer-Aided Design, pp. 574-577, Nov. 1989.
7. S.D. Millman, E.J. McCluskey, and J.M. Acken, "Diagnosing CMOS Bridging Faults with Stuck-At Fault Dictionaries," Proc. 1990 Int'l Test Conf., pp. 860-870, Sept. 1990.
8. P.G. Ryan, S. Rawat, and W.K. Fuchs, "Two-Stage Fault Location," Proc. 1991 Int'l Test Conf., pp. 963-968, Oct. 1991.
9. M. Abramovici and M.A. Breuer, "Fault Diagnosis Based on Effect-Cause Analysis: An Introduction," Proc. 17th Design Automation Conf., pp. 69-76, June 1980.
10. M. Abramovici and M.A. Breuer, "Multiple Fault Diagnosis in Combinational Circuits Based on Effect-Cause Analysis," IEEE Trans. Computers, vol. 29, no. 6, pp. 451-460, June 1980.
11. Y. Azounamian and J.A. Waicukauski, "Fault Diagnosis in an LSSD Environment," Proc. 1981 Int'l Test Conf., pp. 86-88, Sept. 1981.
12. J. Savir and J.P. Roth, "Testing for, and Distinguishing Between Failures," Proc. 12th Int'l Symp. Fault-Tolerant Computing, pp. 165-172, June 1982.
13. J. A. Waicukauski, V.P. Gupta, and S.T. Patel, "Diagnosis of BIST Failures by PPSFP Simulation," Proc. 1987 Int'l Test Conf., pp. 480-484, Sept. 1987.
14. J.A. Waicukauski and E. Lindbloom, "Failure Diagnosis of Structured VLSI," IEEE Design and Test of Computers, pp. 49-60, Aug. 1989.
15. M. Abramovici, "A Maximal Resolution Guided-Probe Testing Algorithm," Proc. 18th Design Automation Conf., pp. 189-195, Aug. 1989.
16. M. Marzouki, J. Laurent, and B. Courtois, "Coupling Electron-Beam Probing with Knowledge-Based Fault Localization," Proc. 1991 Int'l Test Conf., pp. 238-247, Oct. 1991.
17. E.J. McCluskey, "Test and Diagnosis Procedure for Digital Networks," Computer, pp. 17-20, Jan. 1971.
18. J. Rajski, "GEMINI - A Logic System for Fault Diagnosis Based on Set Functions," Proc 18th Int'l Symp. Fault-Tolerant Computing, pp. 292-297, June 1988.
19. H. Cox and J. Rajski, "A Method of Fault Analysis for Test Generation and Fault Diagnosis," IEEE Trans. Computer-Aided Design, July 1988.
20. P.G. Ryan, W.K. Fuchs, and I. Pomeranz, "Fault Dictionary Compression and Equivalence Class Computation for Sequential Circuits," Proc. 1993 Int'l Conf. Computer-Aided Design, pp. 508-511, Nov. 1993.
21. C.L. Wey and F. Lombardi, "On the Repair of Redundant RAMs," IEEE Trans. Computer-Aided Design, pp. 222-231, Mar. 1987.
22. D.S. Ha and V.P. Kumar, "On the Design of High-Yield Reconfigurable PLAs," IEEE Trans. Computers, vol. 39, no. 4, pp. 470-479, Apr. 1990.
23. E.B. Eichelberger and T.W. Williams, "A Logic Design Structure for LSI Testability," Proc. 14th Design Automation Conf., pp. 452-468, 1977.
24. I. Pomeranz, L.N. Reddy, and S.M. Reddy, "COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits," Proc. 1991 Int'l Test Conf., pp. 194-203, Oct. 1991.
25. V.D. Agrawal, "Sampling Techniques for Determining Fault Coverage in LSI Circuits," J. Digital Systems, vol. V, pp. 189-202, 1981.
26. T. Gruning, U. Mahlstedt, and H. Koopmeiners, "DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits," Proc. Int'l Conf. Computer-Aided Design, pp. 194-197, Nov. 1991.
27. I. Pomeranz, S.M. Reddy, and R. Tangirala, "On Achieving Zero Aliasing for Modeled Faults," Proc. European Conf. Design Automation, pp. 291-299, Mar. 1992.
28. I. Pomeranz and S.M. Reddy, "On Dictionary-Based Fault Diagnosis in Digital Logic Circuits," Technical Report 8-15-1992, Electrical and Computer Eng. Dept., Univ. of Iowa.