-
1
-
-
0026188144
-
TESTCHIP: A Chip for Weighted Random Pattern Generation, Evaluation, and Test Control
-
July
-
A.P. Ströle and H.-J. Wunderlich, "TESTCHIP: A Chip for Weighted Random Pattern Generation, Evaluation, and Test Control," IEEE J. Solid-State Circuits, vol. 26, no. 7, pp. 1,056-1,063, July 1991.
-
(1991)
IEEE J. Solid-State Circuits
, vol.26
, Issue.7
, pp. 1056-1063
-
-
Ströle, A.P.1
Wunderlich, H.-J.2
-
2
-
-
0016535251
-
The Weighted Random Test-Generator
-
July
-
H.D. Schnurmann, E. Lindbloom, and R.G. Carpenter, "The Weighted Random Test-Generator," IEEE Trans. Computers, vol. 24, no. 7, pp. 695-700, July 1975.
-
(1975)
IEEE Trans. Computers
, vol.24
, Issue.7
, pp. 695-700
-
-
Schnurmann, H.D.1
Lindbloom, E.2
Carpenter, R.G.3
-
3
-
-
0022252326
-
PROTEST: A Tool for Probabilistic Testability Analysis
-
IEEE/ ACM
-
H.-J. Wunderlich, "PROTEST: A Tool for Probabilistic Testability Analysis," Design Automation Conf. Proc., pp. 204-211. IEEE/ ACM, 1985.
-
(1985)
Design Automation Conf. Proc.
, pp. 204-211
-
-
Wunderlich, H.-J.1
-
4
-
-
0024125362
-
WTPGA: A Novel Weighted Test-Pattern Generation Approach for VLSI Built-In Self Test
-
IEEE
-
F. Siavoshi, "WTPGA: A Novel Weighted Test-Pattern Generation Approach for VLSI Built-In Self Test," Proc. Int'l Test Conf., pp. 256-262. IEEE, 1988.
-
(1988)
Proc. Int'l Test Conf.
, pp. 256-262
-
-
Siavoshi, F.1
-
6
-
-
0024627841
-
A Method for Generating Weighted Random Test Patterns
-
Mar.
-
J.A. Waicukauski, E. Lindboom, E.B. Eichelberger, and O.P. Forlenza, "A Method for Generating Weighted Random Test Patterns," IBM J. Research & Development, vol. 33, no. 2, pp. 149-161, Mar. 1989.
-
(1989)
IBM J. Research & Development
, vol.33
, Issue.2
, pp. 149-161
-
-
Waicukauski, J.A.1
Lindboom, E.2
Eichelberger, E.B.3
Forlenza, O.P.4
-
8
-
-
0024915808
-
Hardware-Based Weighted Random Pattern Generation for Boundary Scan
-
IEEE
-
F. Brglez, C.S. Gloster, and G. Kedem, "Hardware-Based Weighted Random Pattern Generation for Boundary Scan," Proc. Int'l Test Conf., pp. 264-274. IEEE, 1989.
-
(1989)
Proc. Int'l Test Conf.
, pp. 264-274
-
-
Brglez, F.1
Gloster, C.S.2
Kedem, G.3
-
9
-
-
0025480231
-
A New Procedure for Weighted Random Built-in Self-Test
-
IEEE
-
F. Muradali, V.K. Agarwal, and B. Nadeau-Dostie, "A New Procedure for Weighted Random Built-in Self-Test," Proc. Int'l Test Conf., pp. 660-669. IEEE, 1990.
-
(1990)
Proc. Int'l Test Conf.
, pp. 660-669
-
-
Muradali, F.1
Agarwal, V.K.2
Nadeau-Dostie, B.3
-
11
-
-
0027846492
-
Inhomogeneous Cellular Automata for Weighted Random Pattern Generation
-
IEEE
-
D.J. Neebel and C.R. Kime, "Inhomogeneous Cellular Automata for Weighted Random Pattern Generation," Proc. Int'l Test Conf., pp. 1,013-1,022. IEEE, 1993.
-
(1993)
Proc. Int'l Test Conf.
, pp. 1013-1022
-
-
Neebel, D.J.1
Kime, C.R.2
-
12
-
-
0022895656
-
Group Properties of Cellular Automata and VLSI Applications
-
Dec.
-
W. Pries, A. Thanailakis, and H.C. Card, "Group Properties of Cellular Automata and VLSI Applications," IEEE Trans. Computers, vol. 35, no. 12, pp. 1,013-1,024, Dec. 1986.
-
(1986)
IEEE Trans. Computers
, vol.35
, Issue.12
, pp. 1013-1024
-
-
Pries, W.1
Thanailakis, A.2
Card, H.C.3
-
13
-
-
0024714960
-
Cellular Automata-Based Pseudorandom Number Generators for Built-in Self-Test
-
Aug.
-
P.D. Hortensius, R.D. McLeod, W. Pries, D.M. Miller, and H.C. Card, "Cellular Automata-Based Pseudorandom Number Generators for Built-in Self-Test," IEEE Trans. Computer-Aided Design, vol. 8, no. 8, pp. 842-859, Aug. 1989.
-
(1989)
IEEE Trans. Computer-Aided Design
, vol.8
, Issue.8
, pp. 842-859
-
-
Hortensius, P.D.1
McLeod, R.D.2
Pries, W.3
Miller, D.M.4
Card, H.C.5
-
14
-
-
33747129507
-
-
PhD dissertation, Univ. of Manitoba, Manitoba, Canada
-
P.D. Hortensius, "Parallel Computation of Non-Deterministic Algorithms in VLSI," PhD dissertation, Univ. of Manitoba, Manitoba, Canada, 1987.
-
(1987)
Parallel Computation of Non-Deterministic Algorithms in VLSI
-
-
Hortensius, P.D.1
-
15
-
-
33747103056
-
-
PhD dissertation, Univ. of Wisconsin-Madison, Dept. of Electrical and Computer Eng., May
-
D.J. Neebel, "Cellular Automata for Weighted Random Pattern Generation," PhD dissertation, Univ. of Wisconsin-Madison, Dept. of Electrical and Computer Eng., May 1994.
-
(1994)
Cellular Automata for Weighted Random Pattern Generation
-
-
Neebel, D.J.1
-
16
-
-
0028732865
-
Multiple Weighted Cellular Automata
-
IEEE
-
D.J. Neebel and C.R. Kime, "Multiple Weighted Cellular Automata," Proc. VLSI Test Symp., pp. 81-86. IEEE, 1994.
-
(1994)
Proc. VLSI Test Symp.
, pp. 81-86
-
-
Neebel, D.J.1
Kime, C.R.2
-
17
-
-
0027649144
-
A Fault Simulation Method: Parallel Pattern Critical Path Tracing
-
B.S. So and C.R. Kime, "A Fault Simulation Method: Parallel Pattern Critical Path Tracing," J. Electronic Testing: Theory and Applications, vol. 4, pp. 255-265, 1993.
-
(1993)
J. Electronic Testing: Theory and Applications
, vol.4
, pp. 255-265
-
-
So, B.S.1
Kime, C.R.2
-
18
-
-
0019543877
-
An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
-
Mar.
-
P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits," IEEE Trans. Computers, vol. 30, no. 3, pp. 215-222, Mar. 1981.
-
(1981)
IEEE Trans. Computers
, vol.30
, Issue.3
, pp. 215-222
-
-
Goel, P.1
-
19
-
-
0021439163
-
On Random Pattern Test Length
-
June
-
J. Savir and P.H. Bardell, "On Random Pattern Test Length," IEEE Trans. Computers, vol. 33, no. 6, pp. 467-474, June 1984.
-
(1984)
IEEE Trans. Computers
, vol.33
, Issue.6
, pp. 467-474
-
-
Savir, J.1
Bardell, P.H.2
-
20
-
-
0002609165
-
A Neutral Netlist of 10 Combinational Benchmark Designs and a Special Translator in Fortran
-
IEEE
-
F. Brglez and H. Fujiwara, "A Neutral Netlist of 10 Combinational Benchmark Designs and a Special Translator in Fortran," Digest Int'l Symp. Circuits and Systems, pp. 151-158. IEEE, 1985.
-
(1985)
Digest Int'l Symp. Circuits and Systems
, pp. 151-158
-
-
Brglez, F.1
Fujiwara, H.2
-
21
-
-
0024913805
-
Accelerated ATPG and Fault Grading via Testability Analysis
-
IEEE
-
F. Brglez, D. Bryan, and K. Kozminski, "Accelerated ATPG and Fault Grading via Testability Analysis," Digest Int'l Symp. Circuits and Systems, pp. 1,929-1,934. IEEE, 1989.
-
(1989)
Digest Int'l Symp. Circuits and Systems
, pp. 1929-1934
-
-
Brglez, F.1
Bryan, D.2
Kozminski, K.3
-
22
-
-
0027843780
-
Calculation of Multiple Sets of Weights for Weighted Random Testing
-
IEEE
-
M. Bershteyn, "Calculation of Multiple Sets of Weights for Weighted Random Testing," Proc. Int'l Test Conf., pp. 1,031-1,040. IEEE, 1993.
-
(1993)
Proc. Int'l Test Conf.
, pp. 1031-1040
-
-
Bershteyn, M.1
|