Designing networks with error detection properties through the fault-error relation

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn , Issue , 1997, Pages 290-297

  Bolchini, Cristiana ^a   Salice, Fabio ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK ANALYSIS; ENCODING (SYMBOLS); ERROR ANALYSIS; ERROR DETECTION;

FAULT ERROR RELATION; TOTALLY SELF CHECKING (TSC) NETWORKS;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0031364103     PISSN: 10636722     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFTVS.1997.628336     Document Type: Conference Paper

References (16)

1. J. E. Smith G. Metze Strongly Fault Secure Logic Networks IEEE Trans. Comput. C-27 6 491 499 June 1978
2. Jha Wang Design and Synthesis of Self-checking VLSI Circuits IEEE Trans. on CAD of Integrated Circuits and Systems 12 6 879 887 June 1993
3. F. Busaba P. K. Lala Self-checking Combinational Circuit Design for Single and Unidirectional Multibit Error Journal of Electronic Testing: Theory and Applications 5 19 28 1994
4. F. Salice M. G. Sami D. Sciuto Synthesis of multi-level self-checking logic Proc. IEEE DFT'94 115 123 Proc. IEEE DFT'94 Seattle U. S. A. 1994
5. V. V. Saposhnikov A. Morosov V. Saposhnikov M. Gossel Design of Self-Checking Combinational Circuits with Low Area Overhead Proc. IEEE Int. On-Line Testing Workshop '96 56 67 Proc. IEEE Int. On-Line Testing Workshop '96 Biarritz France 1996
6. S. J. Piestrak Self-Checking Design in Eastern Europe IEEE Design & Test of Computers 16 25 1996
7. N. A. Touba E. J. McCluskey Logic Synthesis Techniques for Reduced Area Implementation of Multilevel Circuits with Concurrent Error Detection Proc. of Int. Conf. on Computer-Aided Design (ICCAD) 651 654 Proc. of Int. Conf. on Computer-Aided Design (ICCAD) 1994
8. K. De C. Natarajan D. Nair P. Banerjee RSYN: A System for Automated Synthesis of Reliable Multilevel Circuits IEEE Trans. on Very Large Scale Integration (VLSI) Systems 2 2 186 195 June 1994
9. X. Zhu M. A. Breuer A Survey of Testable PLA Design IEEE Design and Test of Computers 5 4 14 28 August 1988
10. C. Bolchini F. Salice D. Sciuto Redundant Faults in TSC Networks: Definition and Removal Proc. IEEE DFT'96 277 285 Proc. IEEE DFT'96 Boston U. S. A. 1996
11. C. Bolchini F. Salice D. Sciuto Parity Bit Code: Achieving a Complete Fault Coverage in the Design of TSC Combinational Networks Proc. Seventh Great Lakes Symposium on VLSI (GLSVLSI '97) 32 37 Proc. Seventh Great Lakes Symposium on VLSI (GLSVLSI '97) Urbana USA II 1997
12. C. Bolchini F. E Salice D. Sciuto A Novel Methodology for Designing TSC Combinational Networks based on the Parity Bit Code Proc. ED&TC'97 440 444 Proc. ED&TC'97 Paris F 1997
13. Fault-Tolerant Computing, Theory and Techniques 1 1986
14. C. Bolchini Optimal Negative Unate Synthesis of Network with Inputs and Outputs Encoded with All-Unidirectional-Error-Detecting Codes Jan. 1995 Politecnico di Milano, Dip. di Elettronica e Informazione
15. R. K. Brayton R. Rudell A. Sangiovanni-Vincentelli Multilevel Logic Synthesis Proceedings of the IEEE 78 2 264 300 Proceedings of the IEEE 90-Feb.
16. SIS: A System for Sequential Circuit Synthesis Berkeley UCB/ERL M92/41 Dept. of Electrical Engineering and Computer Science, University of California