-
1
-
-
0003694163
-
-
Computer Science Press, New York, NY (USA)
-
M. Abramovici, M. A. Breuer, A. D. Friedman: Digital system testing and testable design, Computer Science Press, New York, NY (USA), 1990.
-
(1990)
Digital System Testing and Testable Design
-
-
Abramovici, M.1
Breuer, M.A.2
Friedman, A.D.3
-
2
-
-
0026913667
-
Symbolic boolean manipulation with ordered binary decision diagrams
-
R. E. Bryant: Symbolic Boolean Manipulation with Ordered Binary Decision Diagrams, ACM Computing Surveys, Vol. 24, Nr. 3, 1992, pp. 293-318
-
(1992)
ACM Computing Surveys
, vol.24
, Issue.3
, pp. 293-318
-
-
Bryant, R.E.1
-
3
-
-
0027001639
-
Estimation of average switching activity in combinational and sequential circuits
-
June
-
A. Ghosh, S. Devadas, K. Keutzer, J. White, Estimation of Average Switching Activity in Combinational and Sequential Circuits, proc. IEEE/ACM Design Automation Conf., June 1992, pp. 253-259
-
(1992)
Proc. IEEE/ACM Design Automation Conf.
, pp. 253-259
-
-
Ghosh, A.1
Devadas, S.2
Keutzer, K.3
White, J.4
-
4
-
-
0028698728
-
Re-encoding sequential circuits to reduce power dissipation
-
G.D. Hachtel, M. Hermida, A. Pardo, M. Poncino, F. Somenzi, Re-Encoding Sequential Circuits to Reduce Power Dissipation, proc. IEEE/ACM Intl. Conf. on CAD, 1994, pp. 70-73
-
(1994)
Proc. IEEE/ACM Intl. Conf. on CAD
, pp. 70-73
-
-
Hachtel, G.D.1
Hermida, M.2
Pardo, A.3
Poncino, M.4
Somenzi, F.5
-
6
-
-
0004529209
-
Synthesis for multiple-level logic from symbolic high level description languages
-
August
-
B. Lin, A.R. Newton, Synthesis for Multiple-level Logic From Symbolic High level Description Languages, proc IFIP Intl. Conf. on Very Large Scale Integration, August 1989, pp.187-196
-
(1989)
Proc IFIP Intl. Conf. on Very Large Scale Integration
, pp. 187-196
-
-
Lin, B.1
Newton, A.R.2
-
7
-
-
0004515023
-
Exact and approximate methods for switching activity estimation in sequential logic circuits
-
April
-
J. Monteiro, S. Devadas, B. Lin, C-.Y. Tsui, M. Pedram, A.M. Despain, Exact and Approximate Methods for Switching Activity Estimation in Sequential Logic Circuits, proc. IEEE Intl. Wks. on Low Power Design, April 1994, pp. 117-122
-
(1994)
Proc. IEEE Intl. Wks. on Low Power Design
, pp. 117-122
-
-
Monteiro, J.1
Devadas, S.2
Lin, B.3
Tsui, C.-Y.4
Pedram, M.5
Despain, A.M.6
-
8
-
-
0003741732
-
-
Kluwer Academic Publishers, Norwell MA, USA
-
J. Monteiro, S. Devadas, Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, Kluwer Academic Publishers, Norwell MA, USA, 1997
-
(1997)
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits
-
-
Monteiro, J.1
Devadas, S.2
-
10
-
-
0028727571
-
Low power state assignment targeting two- and multi-level logic implementations, proc
-
C.-Y. Tsui, M. Pedram, C.-A. Chen, A.M. Despain, Low Power State Assignment Targeting Two- and Multi-level Logic Implementations, proc. IEEE/ACM Intl. Conf. on CAD, 1994, pp. 82-87
-
(1994)
IEEE/ACM Intl. Conf. on CAD
, pp. 82-87
-
-
Tsui, C.-Y.1
Pedram, M.2
Chen, C.-A.3
Despain, A.M.4
-
11
-
-
0029206336
-
Re-encoding for low power state assignment of FSMs
-
April
-
V. Veeramachaneni, A. Tyagi, S. Rajgopal, Re-encoding for Low Power State Assignment of FSMs, proc. IEEE Intl. Symposium on Low Power Design, April 1995, pp. 173-178
-
(1995)
Proc. IEEE Intl. Symposium on Low Power Design
, pp. 173-178
-
-
Veeramachaneni, V.1
Tyagi, A.2
Rajgopal, S.3
|