|
Volumn , Issue , 1997, Pages 548-554
|
Fault simulation of interconnect opens in digital CMOS circuits
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CIRCUIT OSCILLATIONS;
COMPUTER SIMULATION;
COMPUTER SOFTWARE;
DIGITAL INTEGRATED CIRCUITS;
ELECTRIC WIRING;
INTEGRATED CIRCUIT LAYOUT;
INTEGRATED CIRCUIT TESTING;
VOLTAGE CONTROL;
INTERCONNECT OPENS;
SOFTWARE PACKAGE SPICE;
TRANSISTOR CHARGE EQUATIONS;
CMOS INTEGRATED CIRCUITS;
|
EID: 0031360690
PISSN: 10923152
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/iccad.1997.643593 Document Type: Conference Paper |
Times cited : (23)
|
References (20)
|