MOS transistor modeling for low-voltage and low-power analog IC design

Microelectronic Engineering

Volumn 39, Issue 1-4, 1997, Pages 59-76

  Enz, Christian C ^a   Vittoz, Eric A ^a  

^a EPFL   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DESIGN; ELECTRONICS ENGINEERING; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; MOS DEVICES; SEMICONDUCTOR DEVICE MODELS;

LOW POWER; LOW VOLTAGE;

MICROELECTRONICS;

EID: 0031359782     PISSN: 01679317     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9317(97)00167-6     Document Type: Article

References (39)

1. M. Declercq and M. Degrauwe, "Low-Power / Low-Voltage IC Design: An Overview," Advanced Engineering Course on Low-Power/Low-Voltage IC Design, Lausanne (EPFL), Switzerland, June 1994.
2. A. P. Chandrakasan, S. Sheng and R. W. Brodersen, "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, Vol. 27, pp. 473-484, Apr. 1992.
3. T. G. Noll and E. de Man, "Pushing the Performance Limits due to Power Dissipation of Future ULSI Chips," Int. Solid-State Circ. Conf. Dig. of Tech. Papers, pp. 1652-1655, 1992.
4. D. Liu and C. Svensson, "Trading Speed for Low Power by Choice of Supply and Threshold Voltages," IEEE Journal of Solid-State Circuits, Vol. 28, pp. 10-17, 1993.
5. G. Schrom, D. Liu, C. Pichler, C. Svensson and S. Selberherr, "Analysis of Ultra-Low-Power CMOS with Process and Device Simulation," Proc. of ESSDERC'94, Sept. 1994.
6. J. Burr and J. Shott, "A 200 mV Self-testing Encoder/Decoder Using Standford Ultra-Low Power CMOS," Int. Solid-State Circ. Conf. Dig. of Tech. Papers, pp. 84-85, 1994.
7. E. A. Vittoz, "Low-Power Design: Ways to Approach the Limits," Proc. IEEE Int. Symp. Circuits Syst., pp. 14-18, May 1994.
8. R. Castello and P. R. Gray, "Performance limitation in switched-capacitor filters," IEEE Trans. Circuits Syst., vol. CAS-32, pp. 865-876, Sept. 1985.
9. G. Groenewold, "Optimal dynamic range integrators," IEEE Trans. Circuits Syst. I, vol. 39, pp. 614-627, Aug. 1992.
10. E. A. Vittoz, "Future of Analog in the VLSI Environment," Proc. IEEE Int. Symp. Circuits Syst., pp. 1372-1375, May 1990.
11. Y. P. Tsividis, Operation and modelling of the MOS Transistor, Mc Graw-Hill, 1987.
12. H. C. Pao and C. T. Sah, "Effects of diffusion current on the characteristics of metal-oxide (insulator)-semiconductor transistors," Solid-State Electronics, vol. 10, pp. 927-937, 1966.
13. J. D. Chatelain, Dispositifs à semiconducteurs, Traité d'électricité, vol. VII, Presses Polytechniques Romandes, 1979.
14. C. C. Enz, F. Krummenacher and E. A. Vittoz, "An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications," special issue of the Analog Integrated Circuits and Signal Processing journal on Low-Voltage and Low-Power Design, vol. 8, pp. 83-114, July 1995.
15. K. Bult and J. G. M. Geelen, "An inherently linear and compact MOST-only current division technique," IEEE Journal of Solid-State Circuits, vol. SC-27, pp. 1730-1735, Dec. 1992.
16. C. C. Enz, The EKV model: a MOST model dedicated to low-current and low-voltage analog circuit design and simulation in Low-power HF microelectronics, edited by G. S. Machado, IEE Circ. and Syst. Series No8, IEE publications, 1996.
17. C. C. Enz, °High Precision CMOS Micropower Amplifiers,° PhD Thesis No802, EPFL, Lausanne, 1989.
18. E. A. Vittoz, "MOS transistors operated in the lateral bipolar mode and their application in CMOS technology," IEEE Journal of Solid-State Circuits, vol. SC-18, pp. 273-279, June 1983.
19. X. Arreguit, "Compatible lateral bipolar transistors in CMOS technology: model and applications," PhD Thesis No817, EPFL, Lausanne, 1989.
20. E. A. Vittoz, "The Design of High-Performance Analog Circuits on Digital CMOS Chips," IEEE Journal of Solid-State Circuits, vol. SC-20, pp. 657-665, June 1985.
21. E. A. Vittoz, Micropower techniques, in Design of MOS VLSI circuits for telecommunications, edited by J. Franca and Y. Tsividis, Prentice-Hall, 1994.
22. E. A. Vittoz, "MOS transistor," Intensive Summer Course on CMOS & BiCMOS VLSI Design, Analog&Digital, Lausanne (EPFL), Switzerland, September 1993.
23. Y. Tsividis and V. Gopinathan, Continuous-time filters, in Design of MOS VLSI circuits for telecommunications, edited by J. Franca and Y. Tsividis, Prentice-Hall, 1994.
24. H. J. Oguey and S. Cserveny, "MOS modelling at low current density," Summer Course on "Process and Device Modelling", ESAT Leuven-Heverlee, Belgium, June 1983.
25. H. Oguey et S. Cserveny, "Modèle du transistor MOS valable dans un grand domaine de courants," Bull. SEV/VSE, Feb. 1982.
26. J. Fellrath, "Shot noise behavior of subthreshold MOS transistors," Revue de Physique Appliquée, vol. 13, pp. 719-723, December 1978.
27. R. Sarpeshkar, T. Delbrück and C. A. Mead, "White Noise in MOS Transistors and Resistors," IEEE Circuits &Devices Magazine, vol. 9, pp. 23-29, Nov. 1993.
28. N. D. Arora, MOSFETs models for VLSI Circuit Simulation, Theory and Practice, Computational Microelectronics, Ed. S. Selberherr, Springer-Verlag 1993.
29. A. Juge, private communications.
30. G. Machado, C. C. Enz and M. Bucher, "Estimating key parameters in the EKV MOST model for analogue design and simulation", Proc. IEEE Int. Symp. Circuits Syst., pp. 1588-1591, April 29-May 3, 1995.
31. Y. Tsividis and G. Masetti, "Problems in precision modeling of the MOS transistor for analog applications," IEEE Transactions on Computer-Aided Design, vol. CAD-3, pp. 72-79, Jan. 1983.
32. Y. Tsividis and K. Suyama, "MOSFET Modeling for analog circuit CAD: problems and prospects," Proc. IEEE Custom Integrated Circuits Conf., pp. 14.1.1-14.1.6, May 1993.
33. Y. Tsividis and K. Suyama, "MOSFET Modeling for analog circuit CAD: problems and prospects," IEEE Journal of Solid-State Circuits, vol. SC-29, pp. 210-216, March 1994.
34. G. A. S. Machado and C. Toumazou, "Systematic Design-Oriented Characterisation of MOS Devices and Circuit Building Blocks in Engineering Education," Proceedings of the 9th conference of the Sociedade Brasileira de Microelectronica, pp. 243-257, Aug. 1994.
35. M. Bucher, C. Lallement and C. C. Enz, "An Efficient Parameter Extraction Methodology for the EKV MOST Model," Proc. IEEE Int. Conf. on Test Structures, pp. 145-150, March 1996.
36. G. Machado, C. C. Enz and M. Bucher, "Estimating key parameters in the EKV MOST model for analogue design and simulation", Proc. IEEE Int. Symp. Circuits Syst., pp. 1588-1591, May 1995.
37. M. Bucher, C. Lallement, C. C. Enz and F. Krummenacher, "Accurate MOS Modelling for Analog Circuit Simulation Using the EKV Model," Proc. IEEE Int. Symp. Circuits Syst., pp. 703-706, May 1996.
38. C. Lallement, M. Bucher and C. C. Enz, "Simple Solution for Modeling the Non-Uniform Substrate Doping," Proc. IEEE Int. Symp. Circuits Syst., pp. 436-439, May 1996.
39. C. Lallement, M. Bucher and C. C. Enz, "Modelling and Characterization of the Non-Uniform Substrate Doping," accepted for publication in Solid-State Electronics.