Power supply current monitoring techniques for testing PLLs

Proceedings of the Asian Test Symposium

Volumn , Issue , 1997, Pages 366-371

  Dalmia, Maneesha ^a   Ivanov, Andre' ^a   Tabatabaei, Sassan ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUIT TESTING; POWER SUPPLY CURRENT MONITORING TECHNIQUES;

ELECTRIC CURRENTS; ELECTRIC POWER SUPPLIES TO APPARATUS; LINEAR INTEGRATED CIRCUITS; MIXER CIRCUITS; PHASE LOCKED LOOPS; VARIABLE FREQUENCY OSCILLATORS;

INTEGRATED CIRCUIT TESTING;

EID: 0031358004     PISSN: 10817735     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Jerry M. Soden, Charles F. Hawkins et. al., "Iddq testing: A review," Journal of Electronic Testing: Theory and Applications, vol. 3, 1992, pp. 5-15.
2. Steven McEuen, "IDDq benefits," IEEE VLSI Test Symposium, 1991, pp. 285-290.
3. D. A. Camplin, I. M. Bell et al., "Can Supply Current Monitoring by Applied to the Testing of Analogue as well as Digital Portions of Mixed ASICs?," European Design Automation Conference, 1992, pp. 538-542.
4. Zhihua Wang, Georges Geilen et al., "Testing of Analog Integrated Circuits Based on Power-Supply Current Monitoring and Discrimination Analysis," Asian Test Symposium, 1994, pp. 126-131.
5. K. R. Eckersall, G. E. Taylor et al, 'Testing Mixed Signal ASICs Through The Use of Supply Current Monitoring," European Test Conference, 1993, pp. 385-391.
6. A. J. Bishop, A. Ivanov, "Fault simulation and Testing of an OTA Biquadratic Filter," Proceedings of ISCAS, 1995, pp. 1764-1767.
7. L. Milor, V. Vishvanathan, "Detection of Catastrophic Faults in Analog Integrated Circuits," IEEE Transactions on CAD, Vol. 8, No. 2, 1989, pp. 114-130.
8. F. W. Egan, Frequency Synthesis by Phase Lock. John Wiley and Sons, New York,1981
9. F. M. Gardner, Phase Lock Techniques. John Wiley and Sons, 1979.
10. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective, 2nd ed. Addison-Wesley, Reading Mass, 1985.
11. D. Wolaver, Phase-Locked Loop Circuit Design, Prentice Hall, Englewood Cliffs, N.J., 1991.
12. The HP 83000 Model F120t: Digital IC Test System, Hewlett-Packard, 1994.
13. Ralf Stoffels, "Cost Effective Frequency Measurement for Production Testing: New approaches on PLL testing," International Test Conference, 1996, pp. 708-716.
14. Maneesha Dalmia, Andre' Ivanov, Sassan Tabatabaei, "Power Supply Current Monitoring Techniques for Testing a VCO," accepted as a poster in 3rd International Mixed Signal Testing Workshop, Seattle, WA, June, 1997.
15. Spectre Reference Manual, Cadence Design Systems, Inc. March 1994.
16. Giri Devarayanadurg, Prashant Goteti and Mani Soma, "Hierarchy based Statistical Fault Simulation of Mixed-Signal ICs ," International Test Conference, 1996, pp. 521-527.
17. Maneesha Dalmia, "On Power Supply Current Testing of Mixed-Signal Phase-Locked-Loops ," M.A.Sc. Thesis, The University of British Columbia, July 1997.