Validated roundings of dot products by sticky accumulation

IEEE Transactions on Computers

Volumn 46, Issue 5, 1997, Pages 623-629

  Daumas, Marc ^a   Matula, David W ^b  

^a UNIVERSITÉ DE LYON   (France)

^b Southern Methodist University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL PROCESSING SYSTEMS; PIPELINE PROCESSING SYSTEMS;

CATASTROPHIC CANCELLATION; STICKY ACCUMULATION;

COMPUTATION THEORY;

EID: 0031349268     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.589241     Document Type: Article

References (18)

1. C. Bohlender, "What Do We Need Beyond IEEE Arithmetic?" Computer Arithmetic and Self-Validating-Numerical Methods, C. Ulrich, ed. Basel, Switzerland: Academic Press, 1990.
2. P.R. Cappello and W.L. Miranker, "Systolic Super Summation," IEEE Trans. Computers, vol. 37, no. 6, pp. 657-677, June 1988.
3. R. Kirchner and U.W. Kulisch, "Arithmetic for Vector Processors," Proc. Eighth Symp. Computer Arithmetic, M.J. Irwin and R. Stafanelli, eds., pp. 256-269. IEEE CS Press, 1987.
4. A. Knöfel, "Fast Hardware Units for the Computation of Accurate Dot Products," Proc. 10th Symp. Computer Arithmetic, P. Kornerup and D.W. Matula, eds., pp. 70-74, Grenoble, France. IEEE CS Press, 1991.
5. M. Müller, C. Rüb, and W. Rülling, "Exact Accumulation of Floating-Point Numbers," Proc. 10th Symp. Computer Arithmetic, P. Kornerup and D.W. Matula, eds., pp. 64-69, Grenoble, France. IEEE CS Press, 1991.
6. M. Daumas and D.W. Matula, "Rounding of Floating Point Intervals," Interval Computations, no. 4, pp. 28-45, 1994.
7. D. Stevenson et al., "A Proposed Standard for Binary Floating Point Arithmetic," Computer, vol. 14, no. 3, pp. 51-62, Mar. 1981.
8. J.T. Coonen, "Specification for a Proposed Standard for Floating Point Arithmetic," Memorandum ERL M78/ 72, Univ. of California, Berkeley, 1978.
9. W.E. Fergusson and T. Brightman, "Accurate and Monotone Approximations of Some Transcendental Functions," Proc. 10th Symp. Computer Arithmetic, P. Kornerup and D.W. Matula, eds., pp. 237-244, Grenoble, France. IEEE CS Press, 1991.
10. M. Daumas, J.-M. Muller, and A. Tisserand, "Theoretical Support for Standardized Elementary Functions," Computational Eng. in Systems Applications, IMACS Multiconference, Lille, France, 1996.
11. T.J. Dekker, "A Floating Point Technique for Extending the Available Precision," Numerische Mathematik, vol. 18, no. 3, pp. 224-242, 1971.
12. U.W. Kulisch, "An Axiomatic Approach to Rounded Computations," Numerische Mathematik, vol. 18, no. 1, pp. 1-17, 1971.
13. M. Daumas and D.W. Matula, "Design of a Fast Validated Dot Product Operation," Proc. 11th Symp. Computer Arithmetic, E. Swartzlander, M.J. Irwin, and G. Jullien, eds., pp. 62-69, Windsor, Ontario, Canada, IEEE CS Press, 1993.
14. W. Kahan, "Further Remarks on Reducing Truncation Errors," Comm. ACM, vol. 8, no. 1, p. 40, 1965.
15. S.F. Anderson, J.G. Earle, R.E. Goldschmidt, and D.M. Powers, "The IBM System/ 360 Model 91: Floating Point Execution Unit," IBM J. Research and Development, vol. 11, pp. 34-53, 1967.
16. J.B. Gosling, "Design of Large High-Speed Floating-Point Arithmetic Units," IEE Proc., no. 118, pp. 493-498, 1971.
17. J. Fandrianto and B.Y. Woo, "VLSI Floating-Point Processors," Proc. Seventh Symp. Computer Arithmetic, pp. 93-100, Urbana, III. IEEE CS Press, 1985.
18. R.L. Sites, Alpha Architecture Reference Manual. Digital Press, 1992.