Compact high gain CMOS op amp design using comparators

Midwest Symposium on Circuits and Systems

Volumn 2, Issue , 1997, Pages 1050-1052

  Purcell, John ^a   Abdel Aty Zohdy, Hoda S ^a  

^a OAKLAND UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CASCADE CONNECTIONS; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; COMPUTER SIMULATION; ELECTRIC NETWORK SYNTHESIS; MOSFET DEVICES; OPTIMIZATION;

COMMON MODE REJECTION RATIO (CMRR);

OPERATIONAL AMPLIFIERS;

EID: 0031344829     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.1997.662257     Document Type: Conference Paper

References (9)

1. R. Hogervorst J. Tero J. Huijsing Compact CMOS Constant-gm Rail-to-Rail Input Stage with gm-Control by an Electronic Zener Diode IEEE J. Solid-State Circuits 31 7 1035 1040 July 1996
2. S. Sakurai M. Ismail Robust Design of Rail-To-Rail CMOS Operational Amplifiers for a Low Power Supply Voltage IEEE J. Solid-State Circuits 31 2 146 156 February 1996
3. T. Saether High Speed, High Linearity CMOS Buffer Amplifier IEEE J. Solid-State Circuits 31 2 255 258 February 1996
4. J. Eggermont Design of SOI CMOS Operational Amplifiers for Applications up to 300°C IEEE J. Solid-State Circuits 31 2 181 186 February 1996
5. K. Bult G. J. G. M. Geelen A Fast-Settling CMOS Op Amp for SC circuits with 90-dB DC Gain IEEE J. Solid-State Circuits 25 6 1379 1384 December 1990
6. K. Bult G. J. G. M. Geelen The CMOS Gain-Boosting Technique Analog Integrated Circuits and Signal Processing 1 2 119 135 April 1991
7. A. Sedra K. Smith Microelectronic Circuits 3rd 1994 Holt, Rinehart and Winston Chicago
8. M. Bazes Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers IEEE J. Solid-State Circuits 26 2 165 168 Feb. 1991
9. M. Ismail T. Fiez Analog VLSI: Signal and Information Processing 1994 McGraw-Hill New York