Approach for detecting bridging faults in CMOS domino logic circuits using dynamic power supply current monitoring

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn , Issue , 1997, Pages 272-280

  Walker, Alvernon ^a   Henry, Algernon P ^a   Lala, Parag K ^a  

^a NORTH CAROLINA A AND T STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC FAULT LOCATION; ELECTRIC INVERTERS; GATES (TRANSISTOR); LOGIC CIRCUITS; LOGIC GATES; POWER SUPPLY CIRCUITS;

BRIDGING FAULT DETECTION; DOMINO LOGIC CIRCUITS; DYNAMIC POWER SUPPLY CURRENT MONITORING;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0031333686     PISSN: 10636722     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFTVS.1997.628334     Document Type: Conference Paper

References (12)

1. E. Iserb J. Figuera Analysis of IDDQ Detectable Bridges in Combinational CMOS Circuits Proceedings of the Twelfth IEEE VLSI Test Symposium 368 373 Proceedings of the Twelfth IEEE VLSI Test Symposium 1994-April
2. S. F. Midkiff S. Wayne Bollinger Classification of Bridging Faults in CMOS Circuits: Experimental Results and Implications for Test Eleventh Annual IEEE VLSI Test Symposium 112 115 Eleventh Annual IEEE VLSI Test Symposium 1993-April
3. M. Dalpasso M. Favalli P. Olivo B. Ricco Fault Simulation of Parametric Bridging Faults in CMOS IC's IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems 12 9 1403 1410 September 1993
4. F. J. Ferguson M. Taylor T. Larrabee Testing for Parametric Faults in Static CMOS Circuits International Test Conference 436 443 International Test Conference 1990-September
5. W. Maly P. K. Nag P. Nigh Testing Oriented Analysis of CMOS ICs with Opens International Conference on Computer-Aided Design 347 377 International Conference on Computer-Aided Design 1988-November
6. M. Lanzoni M. Favalli M. Ambanelli P. Olivo B. Ricco A Experimental Study of Testing Techniques for Bridging Faults in CMOS IC's IEEE Journal of Solid-State Circuits 28 6 686 690 June 1993
7. M. Renovell P, Hue Y. Bertrand The Concept of Resistance Interval: A New Parametric Model for Realistic Resistive Bridging Fault Thirteenth IEEE VLSI Test Symposium 184 189 Thirteenth IEEE VLSI Test Symposium 1995-April
8. K. Lee M. A. Breuer On Detecting Single and Multiple Bridging Faults in CMOS Circuits Using The Current Supply Monitoring Method Proceedings of the International Symposium on Circuits and Systems 5 8 Proceedings of the International Symposium on Circuits and Systems 1990-May
9. K. Lee M. A. Breuer On the Charge Sharing Problem in CMOS Stuck-Open Fault Testing International Test Conference 417 426 International Test Conference 1990-September
10. K. Lee M. A. Breuer Contiaints for Using IDDQ Testing to Detect CMOS Bridging Faults IEEE VLSI Test Symposium 303 308 IEEE VLSI Test Symposium 1991-April
11. A. Chandrakasan The Basics of Low-Power Circuit Design 2 50 17-21 April 1995 Lower-Power/Low Voltage IC Design Short Course Presented by MEAD Microelectronics Inc. CA, Santa Clara
12. C. Galup-Montoro M. C. Schneider I. J. B. Loss Series-Parallel Association of FET's for High Gain and High Frequency Applications IEEE Journal of Solid-State Circuits 29 9 1094 1101 September 1994