Content-addressable memory core cells a survey

Integration, the VLSI Journal

Volumn 23, Issue 2, 1997, Pages 171-188

  Schultz, Kenneth J ^a  

^a NORTEL NETWORKS   (Canada)

Author keywords

Associative memory; Bit storage; CAM; Content addressable memory; Core cell; Survey

Indexed keywords

BIPOLAR INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; TABLE LOOKUP;

CORE CELLS;

ASSOCIATIVE STORAGE;

EID: 0031276569     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(97)00021-7     Document Type: Article

References (18)

1. L. Chisvin, J.R. Duckworth, Content-addressable and associative memory: alternatives to the ubiquitous RAM, IEEE Comput. 22 (1989) 51-64.
2. J.T. Koo, Integrated-circuit content-addressable memories, IEEE J. Solid-State Circuits SC-5 (1970) 208-215.
3. K.E. Grosspietsch, Associative processors and memories: a survey, IEEE Micro 12 (1992) 12-19.
4. S. Jones, Design, selection and implementation of a content-addressable memory for a VLSI CMOS chip architecture, Proc. IEE 135 (1988) 165-172.
5. K.J. Schultz, P.G. Gulak, Architectures for large-capacity CAMs, Integration, the VLSI J. 18 (1995) 151-171.
6. H. Kadota, J. Miyake, Y. Nishimichi, H. Kudoh, K. Kagawa, An 8-kbit content-addressable and reentrant memory, IEEE J. Solid-State Circuits SC-20 (1985) 951-957.
7. G.A. Uvieghara, Y. Nakagome, D.-K. Jeong, D.A. Hodges, An on-chip smart memory for a data-flow CPU, IEEE J. Solid-State Circuits SC-25 (1990) 84-94.
8. A.J. McAuley, C.J. Cotton, A self-testing reconfigurable CAM, IEEE J. Solid-State Circuits SC-26 (1991) 257-261.
9. W.R. Daasch, Inexact match associative memory cell, Electron. Lett. 27 (1991) 1623-1625.
10. H. Bergh, J. Eneland, L. Lundstrom, A fault-tolerant associative memory with high-speed operation, IEEE J. Solid-State Circuits SC-25 (1990) 912-919.
11. D. Ghosh, J.C. Daly, J. Fried, Novel content-addressable memory, Electron. Lett. 25 (1989) 524-525.
12. S.M.S. Jalaleddine, L.G. Johnson, Capacitive-access CAM cell and its read/write circuit implementation, Electron. Lett. 27 (1991) 876-877.
13. L.R. Tamura, T. Yang, D.E. Wingard, M.A. Horowitz, B.A. Wooley, A 4 ns BiCMOS translation-lookaside buffer, IEEE J. Solid-State Circuits SC-25 (1990) 1093-1101.
14. J.L. Mundy, J.F. Burgess, R.E. Joynson, C. Neugebauer, Low-cost associative memory, IEEE J. Solid-State Circuits SC-7 (1972) 364-369.
15. T. Yamagata, M. Mihara, T. Hamamoto, T. Kobayashi, M. Yamada, A 288 kb fully parallel content addressable memory using a stacked-capacitor cell structure, IEEE J. Solid-State Circuits SC-27 (1992) 1927-1933.
16. J.P. Wade, C.G. Sodini, Dynamic cross-coupled bitline content addressable memory cell for high density arrays, IEDM Dig. Tech. Papers (1985) 284-287.
17. M. van de Panne, M.A. LeBlanc, Z.G. Vranesic, MACHAM: a best match content addressable memory, Proc. IEEE Pacific Rim Conf., 1989, pp. 612-615.
18. M. Akata, S. Karube, T. Sakamoto, T. Saito, S. Wakasugi, S. Yoshida, H. Matsuno, H. Shibata, A scheduling content-addressable memory for ATM space-division switch control, ISSCC Dig. Tech. Papers (1991) 244-245.