M32R/D-integrating dram and microprocessor

IEEE Micro

Volumn 17, Issue 6, 1997, Pages 40-47

  Nunomura, Yasuhiro ^a   Shimizu, Toru ^a   Tomisawa, Osamu ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DIGITAL STORAGE; MICROPROCESSOR CHIPS; SEMICONDUCTOR STORAGE;

DRAM; DYNAMIC RANDOM ACCESS MEMORY; INTEGRATED CHIPS;

RANDOM ACCESS STORAGE;

EID: 0031270287     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.641595     Document Type: Article

References (10)

1. T. Shimizu et al., "A Multimedia 32b RISC Microprocessor with 16Mb DRAM," Dig. Tech. Papers, IEEE Int'l Solid-State Circuits Conf., IEEE, New York, 1996, pp. 216-217, 448 .
2. S. Iwata et al., "Performance Evaluation of a Microprocessor with On-Chip DRAM and High Bandwidth Internal Bus," Proc. Custom Integrated Circuits Conf., IEEE, 1996, pp. 13.3.1-13.3.4.
3. S. Komori et al., "A Novel Double Well with Buffer N- and P+ Gettering Layers for Suppression of Soft Error Rate (DOWNSER)," Symp. VLSI Technology, Dig. Tech. Papers, IEEE, 1994, pp. 41-42.
4. R. Uttecht et al., "A Four-Level-Metal Fully Planarized Interconnect Technology for Dense High Performance Logic and SRAM Applications," Proc. VLSI Multilevel Interconnection Conf., IEEE, 1991, pp. 20-26.
5. S. Luce et al., "Interconnect Technology for 16-Mbit DRAM and 0.5-μm CMOS Logic," Proc. VLSI Multilevel Interconnection Conf., IEEE, 1992, pp. 55-58.
6. A. Yamazaki et al., "A Concurrent Operation CDRAM for Low Cost Multimedia," Symp. VLSI Circuits, Tech. Papers, IEEE, 1993, pp. 61-62.
7. K. Dosaka et al., "A 90-MHz 16-Mb System Integrated Memory with Direct Interface to CPU," Symp. VLSI Circuits, Tech. Papers, IEEE, 1995, pp. 19-20.
8. J. Bunda et al., "16-Bit vs. 32-Bit Instructions for Pipelined Microprocessors," Proc. Int'l Symp. Computer Architecture, IEEE Computer Society Press, Los Alamitos, Calif., 1992, pp. 237-246.
9. T. Sakamoto et al., "JPEG Software Implementation Techniques Based on a 32-Bit RISC CPU," Proc Int'l Conf. Consumer Electronics, IEEE, 1997, pp. 88-89.
10. ITE Television System Test Charts, digital standard picture, Inst. Image Information and Television Engineers, Tokyo, 1985.