메뉴 건너뛰기




Volumn 33, Issue 24, 1997, Pages 2006-2008

Binary weighted D/A converters with mismatch-shaping

Author keywords

Analogue digital conversion; Sigma delta modulation

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DELTA MODULATION; ERROR ANALYSIS; SIGNAL TO NOISE RATIO; SPECTRUM ANALYSIS;

EID: 0031268451     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19971412     Document Type: Article
Times cited : (7)

References (6)
  • 1
    • 0024277859 scopus 로고
    • Multibit oversampled ΣΔ A/D converter with digital error correction
    • LARSEN, L.E., CATALTEPE, T., and TEMES, G.C.: 'Multibit oversampled ΣΔ A/D converter with digital error correction', Electron. Lett., 1988, 24, pp. 1051-1052
    • (1988) Electron. Lett. , vol.24 , pp. 1051-1052
    • Larsen, L.E.1    Cataltepe, T.2    Temes, G.C.3
  • 2
    • 0029369507 scopus 로고
    • Noise-shaped multibit D/A convertor employing unit elements
    • SCHREIER, R., and ZHANG, B.: 'Noise-shaped multibit D/A convertor employing unit elements', Electron. Lett., 1995, 31, (20), pp. 1712-1713
    • (1995) Electron. Lett. , vol.31 , Issue.20 , pp. 1712-1713
    • Schreier, R.1    Zhang, B.2
  • 3
    • 0029532111 scopus 로고
    • Linearity enhancement of multibit ΣΔ A/ D and D/A converters using data weighted averaging
    • BAIRD, R.T., and FIEZ, T.S.: 'Linearity enhancement of multibit ΣΔ A/ D and D/A converters using data weighted averaging', IEEE Trans. Circuits Syst. II, 1995, 42, (12), pp. 753-762
    • (1995) IEEE Trans. Circuits Syst. II , vol.42 , Issue.12 , pp. 753-762
    • Baird, R.T.1    Fiez, T.S.2
  • 6
    • 3042994320 scopus 로고    scopus 로고
    • A hardware-efficient dynamic element matching D/A converter
    • under review
    • JENSEN, H.T., and GALTON, i.: 'A hardware-efficient dynamic element matching D/A converter', IEEE Trans. Circuits Syst. II, (under review)
    • IEEE Trans. Circuits Syst. II
    • Jensen, H.T.1    Galton, I.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.