Design of fast motion estimation algorithm based on hardware consideration

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 7, Issue 5, 1997, Pages 819-823

  He, Zhongli ^a   Liou, Ming L ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Motion estimation; Systolic array; Video coding

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; SYSTOLIC ARRAYS; VECTORS; VLSI CIRCUITS;

BLOCK MATCHING MOTION ESTIMATION (BMME) ALGORITHMS;

IMAGE CODING;

EID: 0031257450     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.633505     Document Type: Article

References (13)

1. J. R. Jain and A. K. Jain, "Displacement measurement and its application in interframe image coding," IEEE Trans. Commun., vol. COM-29, pp. 1799-1808, Dec. 1981.
2. R. Li, B. Zeng, and M. L. Liou, "A new three-step search algorithm for fast block motion estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 4, pp. 438-442, Aug. 1994.
3. T. Koga, K. Iinuma, A. Hirano, Y. Iijima, and T. Ishiguro, "Motion compensated interframe coding for video conferencing," in Proc. Nat. Telecommunications Conf., New Orleans, LA, Nov. 29, Dec. 1981, pp. G5.3.1-G5.3.5.
4. M. Ghanbari, "The cross-search algorithm for motion estimation," IEEE Trans. Commun., vol. 38, pp. 950-953, July 1990.
5. R. Srinivasan and K. R. Rao, "Predictive coding based on efficient motion estimation," IEEE Trans. Commun., vol. COM-33, pp. 1011-1015, Sept. 1985.
6. L. G. Chen, W. T. Chen, Y. S. Jehng, and T. D. Chiueh, "An efficient parallel motion estimation algorithm for digital image processing," IEEE Trans. Circuits Syst. Video Technol., vol. 1, pp. 407-416, Dec. 1991.
7. L.-M. Po and W.-C. Ma, "A novel four-step algorithm for fast block motion estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 6, pp. 313-317, June 1996.
8. S. Kappagantula and K. R. Rao, "Motion compensated interframe image prediction," IEEE Trans. Commun., vol. COM-33, pp. 1011-1015, July 1985.
9. T. Komarek and P. Pirsch, "Array architecture for block matching algorithms," IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1301-1308, 1989.
10. Y. S. Jehng, L. G. Chen, and T. D. Chiueh, "An efficient and simple VLSI tree architecture for motion estimation algorithms," IEEE Trans. Signal Processing, vol. 41, no. 2, pp. 889-900, 1993.
11. Y. S. Jehng, L. G. Chen, and T. D. Chiueh, "A motion estimator for low bit-rate video codec," IEEE Trans. Consumer Electron., vol. 38, pp. 60-69, May 1992.
12. H. M. Jong, L. G. Chen, and T. D. Chiueh, "Parallel architectures for 3-Step hierarchical search block-matching algorithm," IEEE Trans. Circuits Syst. Video Technol., vol. 4, pp. 407-416, Aug. 1994.
13. Z. He, M. L. Liou, P. C. H. Chan, and R. Li, "Efficient architectures for the new three-step search algorithm," in Proc. 38th Midwest Symp. Circuits and Systems, Rio de Janeiro, Brazil, Aug. 1995, vol. 2, pp. 1228-1231.