A unified approach for scheduling and allocation

Integration, the VLSI Journal

Volumn 23, Issue 1, 1997, Pages 1-35

  Moreno, R ^a   Hermida, R ^a   Fernandez M ^a   Mecha, H ^a  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

Author keywords

Allocation; Design automation; High level synthesis; Probabilities; Scheduling

Indexed keywords

AUTOMATION; COMPUTER AIDED DESIGN; DATA STRUCTURES; HEURISTIC METHODS; PROBABILITY; SCHEDULING; VLSI CIRCUITS;

DATA FLOW GRAPH STRUCTURE; DESIGN AUTOMATION; HIGH LEVEL SYNTHESIS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0031250879     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(97)00012-6     Document Type: Article

References (37)

1. M.C. McFarland, A.C. Parker, R. Camposano, Tutorial on high-level synthesis, Proc. 25th DAC, 1988, pp. 330-336.
2. P. Gutberlet, J. Müller, H. Krämer, W. Rosentiel, Automatic module allocation in high-level synthesis, Proc. EuroDAC' 92, 1992, pp. 328-333.
3. B.M. Pangrle, D.D. Gajski, Slicer: a state synthesizer for intelligent silicon compilation, Proc. of ICCD' 87 (1987) pp. 42-45.
4. P.G. Paulin, Global scheduling and allocation algorithm in the HAL system, in: R. Camposano, W. Wolf (Eds.), High-Level VLSI Synthesis, Kluwer Academic Publishers, Dordrecht, 1991, pp. 255-281.
5. J. Septién, D. Mozos, F. Tirado, R. Hermida, M. Fernández, H. Mecha, FIDIAS: an integral approach to high-level synthesis, Proc. IEE Circuits, Devices and Systems, 142 (4) (1995) 227-235.
6. D.E. Thomas, E.M. Dirkes, R.A. Walker, J.V. Rajan, J.A. Nestor, R.L. Blackburn, The System Architect's Workbench, Proc. 25th DAC, 1988 pp. 337-343.
7. R.A. Bergamaschi, R. Camposano, M. Payer, Scheduling under resource constraint and module hardware assignment, INTEGRATION, the VLSI J. 12 (1991) 1-19.
8. R.J. Cloutier, D.E. Thomas, The combination of scheduling, allocation and mapping in a single algorithm, Proc. 27th DAC, 1990, pp. 71-76.
9. L. Ramachandran, D. Gajski, An algorithm for component selection in performance optimized scheduling, Proc. ICCAD' 91, 1991, pp. 92-95.
10. S. Ohm, D. Blough, K. Kurdahi, High-level synthesis of recoverable microarchitectures, Proc. European Design and Test Conf. ED and TC'96, 1996.
11. H. Achatz, Extended 0/1 LP formulation for the scheduling problem in high-level synthesis, Proc. EuroDAC' 93, 1993, pp. 226-231.
12. C.T. Hwang, Y.C. Hsu, Y.L. Lin, Optimum and heuristic data path scheduling under resource constraints, Proc. 27th DAC, 1990, pp. 65-70.
13. B. Landwrehr, P. Marwedel, R. Dömer, OSCAR: optimum simultaneous scheduling, allocation and resource binding based on integer programming, Proc. EuroDAC' 94 (1994) 90-95.
14. C.A. Papachristou, H. Konuk, A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm, Proc. 27th DAC, 1990, pp. 77-83.
15. T. Wilson, G. Grewal, D. Banery, An ILP solution for simultaneous scheduling, allocation and binding in multiple block systems, Proc. ICCD' 94, 1994, pp. 581-586.
16. M. Mun̈ch, N. Wehn, M. Glesner, An efficient ILP-based scheduling algorithm for control-dominated VHDL descriptions, 9th Int. Symp. on System Syntesis, ISSS'96, 1996.
17. S. Ali, S. Sait, M. Benten, GSA: scheduling and allocation using genetic algorithm. Proc. EuroDAC' 94, 1994, pp. 84-89.
18. M. Dhodhi, F. Hielscher, R. Storer, J. Bhasker, Datapath synthesis using a problem-space genetic algorithm, IEEE Trans. CAD 14 (8) (1995) 934-943.
19. R. Moreno, R. Hermida, M. Fernández, J.M. Mendías, J. Septién, Global analysis for integrated scheduling and module allocation, Proc. 2nd Asia Pacific Conf. on Hardware Description Languages, AP-CHDL' 94, 1994, pp. 103-109.
20. P.G. Paulin, J.P. Knignt, Force-directed scheduling for the behavioural synthesis of ASIC's, IEEE Trans. CAD 8 (6) (1989) 661-679.
21. J. Scheichenzuber, W. Grass, U. Lauther, S. März, Global hardware synthesis from behavioral dataflow descriptions, Proc. 27th DAC, 1990, pp. 71-76.
22. W. Verhaegh, P. Lippens, E. Aarts, J. Korst, J. Meerbergen, A. Werf, Improved force-directed scheduling in high-throutput digital signal processing, IEEE Trans. CAD 14 (8) (1995) 945-960.
23. K.S. Trivedi, Probability and Statistics with Reliability, Queuing, and Computer Science Applications, Prentice-Hall, Englewood Cliffs, NJ 07632, 1982.
24. J.A. Nestor, D.E. Thomas, Behavioral synthesis with interfaces, Proc. ICCAD' 86, 1986, pp. 112-115.
25. S. Govindarajan, R. Vemuri, Cone-based clustering heuristic for list-scheduling algorithms, Proc. ED and TC'97, 1997.
26. M.C. McFarland, T.J. Kowalski, Incorporating bottom-up design into hardware synthesis, IEEE Trans. CAD 9 (9) (1990) 938-950.
27. VHDL HLS Benchmarks 1992, mcnc.mcnc.org (128.109.130.1).
28. R. Moreno, R. Hermida, M. Fernández, Register estimation in unscheduled data flow graphs, ACM Trans. Design Automation of Electronic Systems (TODAES) 1 (3) (1996) 396-403.
29. L. Ramachandran, D. Gajski, Architectural tradeoffs in synthesis of pipelined controls, Proc. EURO-DAC' 93, 1993, pp. 244-249.
30. Ch. Tseng, D.P. Siewiorek, Automated synthesis of data paths in digital systems, IEEE Trans. CAD 5 (3) (1986) 379-395.
31. K. Wakabayashi, T. Yoshimura, A resource sharing and control synthesis method for conditional branches, Proc. ICCAD' 89, 1989, pp. 62-65.
32. U. Prabhu, B.M. Pangrle, Superpipelined control and data path synthesis, Proc. 29th DAC, 1992, pp. 638-643.
33. T-F. Lee, A.C-H. Wu, D.D. Gajski, Y.-L. Lin, An effective methodology for functional pipelining, Proc. ICCAD' 92, 1992, pp. 230-233.
34. T.-F. Lee, A. C-H. Wu, Y.-L. Lin, D.D. Gajski, A transformation-based method for loop folding, IEEE Trans. CAD 13 (4) (1994) 439-450.
35. S. Bakshi, D. Gajski, H. Juan, Component selection in resource shared and pipelined DSP applications, Proc. EURO-DAC' 96, 1996.
36. J. Septién, D. Mozos, F. Tirado, R. Hermida, M. Fernández, Heuristics for branch-and-bound global allocation, Proc. EURO-DAC' 92, 1992, pp. 334-340.
37. H. Mecha, M. Fernández, J. Septién, D. Mozos, A method for area estimation of data-paths in high-level synthesis, IEEE Trans. CAD 15 (2) (1996) 258-265.