Perception sensor for a mobile robot

Real-Time Imaging

Volumn 3, Issue 5, 1997, Pages 379-390

  Hou, K M ^a   Belloum, A ^a   Yao, E ^a   Meribout M ^a   Trihandoyo, A ^a   Li, K ^a   Park, Y H ^a   Mayorquim, J L ^a  

^a UNIVERSITÉ DE TECHNOLOGIE DE COMPIÈGNE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL GEOMETRY; COMPUTER ARCHITECTURE; DIGITAL SIGNAL PROCESSING; IMAGE RECONSTRUCTION; MOBILE ROBOTS; PARALLEL PROCESSING SYSTEMS; REAL TIME SYSTEMS; ROBOT PROGRAMMING; THREE DIMENSIONAL COMPUTER GRAPHICS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PERCEPTION SENSORS; THREE DIMENSIONAL SCENE RECONSTRUCTION ALGORITHMS;

IMAGE SENSORS;

EID: 0031248483     PISSN: 10072014     EISSN: None     Source Type: Journal    
DOI: 10.1006/rtim.1996.0072     Document Type: Article

References (39)

1. Graf, H. P., Nohl, C. R. & Ben, J. (1992) Image Recognition with an Analog Neural Net Chip. 11th IAPR, International Conference on Pattern Recognition, The Hague, The Netherlands, August.
2. Zavidovique, B. & Bernard, T. M. (1992) Generic Functions For on-chip vision. 11th IAPR, International Conference on Pattern Recognition, The Hague, The Netherlands, August.
3. Choudhary, A. N., Das, S., Ahuja, N. & Patel, J. H. (1990) A reconfigurable and hierarchical parallel-processing architecture: performance results for stereo vision. 10th International Conference on Pattern Recognition, vol II, pp 389-393, June, Atlantic City, New Jersey, USA.
4. Gray, C. T., Liu, W., Hughes, T., Cavin, R. & Chen, S. (1990) P3A: A partitionable parallel/pipeline architecture for realtime image-processing. 10th International Conference on PATTERN RECOGNITION, vol II, pp 529-531, June, Atlantic City, New Jersey, USA.
5. Nudd, G. R., Atherton, T. J., Francis, N. D., Howarth, R. M., Kerbyson, D. J., Packwood, R. A. & Vaudin, G. J. (1990) A hierarchical multiple-SIMD Architecture for image Analysis. 10th International Conference on Pattern Recognition, vol II, pp 642-647, June, Atlantic City, New Jersey, USA.
6. Shawky, M., Hou, K. M. & Tu, X. W. (1992) A Trinocular Vision System for a mobile Robot. 11th IAPR, International Conference on Pattern Recognition, The Hague, The Netherlands, August.
7. Yoshihiro, F., Iwashita, M. & Temma, T. (1988) Alargescale image-processing system TIP-4 prototype. IAPR workshop on CV- special Hardware and industrial Application October, Tokyo.
8. Weems, C. C. et al. (1992) Image Understanding Architecture: Exploiting Potential Parallelism in Machine Vision. Computer, vol 25, no 2, pp. 65-68, 1992.
9. Faugeras, O. D., Deriche, R., Ayache, N., Lustman, F. & Giuliano, E. (1980) Depth and motion analysis: the machine bang developed within Esprit Project 940. Proc. of IAPR workshop on Computer Vision, Tokyo, 12-14 October 1988, pp. 35-44.
10. CNRS (1991) Architectures Nouvelles de Machines. Présentation del' activité 1988-1991.
11. Kim, H. N. et al. (1995) MGAP Applications in Machine Perception. Proceedings CAMP'95, September 18-20, 1995, Como, Italy.
12. Hall, M. (1995) A Study of Parallel mage Processing on the VIP Architecture. Linkøping Studies in Science and Technology, thesis no 509, October 1995.
13. Fujita, Y. et al. (1995) A 64 Parallel Integrated Memory Array Processor and a 30 GIPS Real-Time Vision System. Proceedings CAMP'95, September 18-20, 1995, Como, Italy.
14. Méribout, M., Hou, K. M., Tu, X., Shawky, W. M., Belloum, A. & Mayorquim, J. L. (1993) A real-time reprogrammable low-level image-processing: edge detection and edge tracking accelerator. 7th ICIAP, September, Monopoli, Bari, Italy.
15. Méribout, M. & Hou, K. M. (1995) Implementation of lowleva image-processing algorithms on a reconfigurable perception system. CAMP'95, September 18-20, 1995, Como, Italy.
16. Charot, F. (1994) Architectures Parallèles pour le traitement d'images. TSI, Vol 13, No. 3, pp 349-383, 1994.
17. Altera Inc. (1993) FLEX 8000 Programmable Logic Device Family Technical. Data Book, February.
18. Seznec, A. & Méva, Y. (1995) Evolution des gammes de processeurs MIPS, DEC Alpha, PowerPC, SPARC et xxx86. IRISA, publication interne No 957, d\'ecembre 1995.
19. Smith, J. E. & Sohi, G. S. (1995) The Microarchitecture of Superscalar Processor. Proceedi ngs of the IEEE, 83(12).
20. Tremblay, M., Greenley, D. & Normoyle, K. (1995) The Design of the Microarchitecture of UltraSPARC-I. Proceedi ngs of the IEEE, 83(12).
21. Etiemble, D. (1995) L'évolution des machines parallèles et massivement parallèles. TS, 14(5): 529-550.
22. Hou, K. M., Fontenier, G. & Senhadji, M. (1987) A simple bus analyzer: parallel debuggi ng tool and real-time performance measure instrument. The Euromicro Journal, 19: 319-326.
23. Tzeng, N. F. & Yew, P.C. (1995) Special Issue on Distributed Shared Memory Systems: Guest Editors' Introduction. Journal of Parallel and Distributed Computing, 29: 105-107.
24. Texas Instruments (1992) TMS320C4X User's Guide. Texas Instruments, 1992.
25. Analog Devices (1994) ADSP-2106X SHARC Preilminary User's Manual. 1994.
26. INMOS (1993) The T9000 Transputer Hardware Reference Manual. First edition 1993.
27. Belloum, A. & Hou, K.M. (1995) A Reconfigurable Multilevel Network. Euromicro'95, Como, Italy, September 4-7, pp 362-368.
28. Baloum, A. (1996) Etude d'un système Multiprocesseurs Reconfigurable dédié aux traitements d'image basé sur les processeurs de signaux. Thèse de doctorat de l'Université de Technologie de Compiègne. Spécialité : Contrôle des Systèmes, soutenue le 3 avril 1996.
29. Qutabah, M. & Bayoumi, A. (1994) The Hierarchical hypercube: a New Interconnection Toplogy for Massivaly parallel Systems. IEEE Distributed System Comput, 5: 17-30.
30. Ahuja, S., Carriero, N. & Gelernter, D. (1986) LINDA and Friends. Computer, 19: 26-34.
31. Carriero, N. & Gelernter, D. (1989) How to Write Parallel Programs: A guide to the Perplexed. ACM Computing Surveys, 21(3).
32. Yao E., Jardin, B., Park, Y. H., Belloum, A. & Hou, K. M. (1993) Real-time Multiprocessor Kernal: Hierarchical LINDA. ICSPAT'93 1993, Santa Clara Convention Center, Sept. 28-Oct. 1, 1993.
33. Leler, Wm. (1990) LINDA Meets Unix. Computer, 23: 43-54.
34. Park, Y. H., Yao, E. & Hou, K. M. (1995) Implementation of an Embedded Performance Analysis Tool for a Real-Time Multiprocessor Kernel: Hierarchical LINDA. EUROMICRO 95, 21st Euromicro Conference, Design of Hardware/Software Systems. Como - September 4-7, 1995, Italy.
35. Tsai, J. J.P., Fang, K. Y. & Chen, H. Y. (1990) A Noninvasive Architecture to Monitor Real-Time Distributed Systems. Computer, March, 1990, pp.11-23.
36. Tokuda, H., Kotera, M. & Mercer, C. W. (1989) A Real-time Monitor for a Distributed Real-Ti me Operating System. ACM SGPIan Notices, 24(1): 68-77.
37. Miller, B. P., Callaghan, M. D., Cargille, J. M., Hollingsworth, J. K., Irvin, R. B., Karavanic, K. L., Kunchithapadam, K. & Newhall, T. (1994) The Paradyn Parallel Performance Measurement Tools. Technical Report, University of Wisconsin-Madison, 1994.
38. Heidelberger, P. & Lavenbern, S. (1984) Computer Performance Evaluation Methodology. Trans, on Comp. IEEE, 33(12): 1195-1220.
39. Bortolozzi, F. (1991) VISON TRINOCULAIRE : UNE SOLUTION GEOMETRIQUE. Thèse présentée pour l'obtention du grade de docteur de l'Université de Technologie de Compiègne. Spédalité : Contrôle des Systèmes, soutenue le 28 octobre 1991.