Trace factory: Generating workloads for trace-driven simulation of shared-bus multiprocessors

IEEE Concurrency

Volumn 5, Issue 4, 1997, Pages 54-68

  Giorgi, Roberto ^a,b   Prete, Cosimo Antonio ^a,b,c   Prina, Gianpaolo ^a   Ricciardi, Luigi ^a,d  

^a UNIVERSITY OF PISA   (Italy)

^b PHILIPS RESEARCH LABORATORIES   (Germany)

^c IEEE   (Italy)

^d Intecs Systemi SpA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER ARCHITECTURE; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; MULTIPROCESSING SYSTEMS; NETWORK PROTOCOLS;

COHERENCE PROTOCOLS; SHARED BUS MULTIPROCESSORS; TRACE DRIVEN SIMULATION;

COMPUTER AIDED SOFTWARE ENGINEERING;

EID: 0031246107     PISSN: 10923063     EISSN: None     Source Type: Journal    
DOI: 10.1109/4434.641627     Document Type: Article

References (11)

1. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability, McGraw-Hill, New York, 1993.
2. M. Tomasevic and V. Milutinovic, The Cache Coherency Problem in Shared-Memory Multiprocessors - Hardware Solutions, IEEE Computer Society Press, Los Alamitos, Calif., 1993.
3. S.J. Eggers, "Simulation Analysis of Data Sharing in Shared Memory Multiprocessors," PhD dissertation, UCB/CSD 89/501, Computer Science Dept., Univ. of California, Berkeley, Calif, 1989.
4. C.A. Prete, G. Prina, and L. Ricciardi, "A Trace-Driven Simulator for Performance Evaluation of Cache-Based Multiprocessor Systems," IEEE Trans. Parallel and Distributed Systems, Vol. 6, No. 9, Sept. 1995, pp. 915-929.
5. C.B. Stunkel, B. Janssens, and W.K. Fuchs, "Address Tracing for Parallel Machines," Computer, Vol. 24, No. 1,Jan. 1991, pp. 31-45.
6. M.A. Hollyday and C.S. Ellis, "Accuracy of Memory Reference Traces of Parallel Computations in Trace-Driven Simulation," IEEE Trans. Parallel and Distributed Systems, Vol. 3, No. 1, Jan. 1992, pp. 97-109.
7. C. Prete et al., "Some Considerations about Passive Sharing in Shared-Memory Multiprocessors," IEEE TCCA Newsletter, Mar. 1997, pp. 34-40; http://computer.org/tab/tcca/news/mar97/ prete.pdf.
8. M.S. Squillante and E.D. Lazowska, "Using Processor-Cache Affinity Information in Shared-Memory Multiprocessor Scheduling," IEEE Trans. Parallel and Distributed Systems, Vol. 4, No. 2, Feb. 1993, pp. 131-143.
9. B. Vashaw, "Address Trace Collection and Trace Driven Simulation of Bus Based, Shared Memory Multiprocessors," Tech. Report CMUCDS-93-4, Dept. of Electrical and Computer Eng., Carnegie Mellon Univ., Pittsburgh, 1993.
10. C.A. Prete, G. Prina, and L. Ricciardi, "A Selective Invalidation Strategy for Cache Coherence," Inst. Electronics, Information, and Communications Engineers (IEICE) Trans. Information and Systems, Vol. E78-D, Oct. 1995, pp. 1316-1320.
11. J.G. Gee and A.J. Smith, "Evaluation of Cache Consistency Algorithm Performance," Proc. MASCOTS '96: Fourth Int'l Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, IEEE CS Press, 1996, pp. 236-248.