An ART1 microchip and its use in multi-ART1 systems

IEEE Transactions on Neural Networks

Volumn 8, Issue 5, 1997, Pages 1184-1194

  Serrano Gotarredona, Teresa ^a   Linares Barranco, Bernabé ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

Author keywords

Adaptive resonance theory; Analog circuits; Analog conputers; Analog integrated circuits; Analog processing circuits; Analog systems; ART neural networks; Circuits; Clustering methods; CMOS integrated circuits; CMOS memory integrated circuits

Indexed keywords

ANALOG COMPUTERS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT LAYOUT; LEARNING SYSTEMS; NEURAL NETWORKS; REAL TIME SYSTEMS; ROBUSTNESS (CONTROL SYSTEMS);

ADAPTIVE RESONANCE THEORY; ANALOG PROCESSING CIRCUITS;

MICROPROCESSOR CHIPS;

EID: 0031235999     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/72.623219     Document Type: Article

References (14)

1. T. Serrano-Gotarredona and B. Linares-Barranco, "A real-time clustering microchip neural engine," IEEE Trans. VLSI Syst., vol. 4, pp. 195-209, June 1996.
2. G. A. Carpenter and S. Grossberg, "A massively parallel architecture for a self-organizing neural pattern recognition machine," Comput. Vision, Graphics, Image Processing, vol. 37, pp. 54-115, 1987.
3. _, Pattern Recognition by Self-Organizing Neural Networks. Cambridge, MA: MIT Press, 1991.
4. _, "ART 2: Self-Organization of stable category recognition codes for analog input patterns," Appl. Opt., vol. 26, no. 23, pp. 4919-4930, Dec. 1, 1987.
5. _, "ART 3: Hierarchical search using chemical transmitters in self-organizing pattern recognition architectures," Neural Networks, vol. 3, pp. 129-152, 1990.
6. G. A. Carpenter, S. Grossberg, and D. B. Rosen, "Fuzzy ART: Fast stable learning and categorization of analog patterns by an adaptive resonance system," Neural Networks, vol. 4, pp. 759-771, 1991.
7. G. A. Carpenter, S. Grossberg, and J. H. Reynolds, "ARTMAP: Supervised real-time learning and classification of nonstationary data by a self-organizing neural network," Neural Networks, vol. 4, pp. 565-588, 1991.
8. G. A. Carpenter, S. Grossberg, N. Markuzon, J. H. Reynolds, and D. B. Rosen, "Fuzzy ARTMAP: A neural-network architecture for incremental supervised learning of analog multidimensional maps," IEEE Trans. Neural Networks, vol. 3, pp. 698-712, Sept. 1992.
9. S. W. Tay and R. W. Newcomb, "VLSI implementation of ART1 memories," IEEE Trans. Neural Networks, vol. 2, pp. 214-221, Mar. 1991.
10. T. P. Caudell, "A hybrid optoelectronic ART1 neural processor," Appl. Opt., vol. 31, no. 29, pp. 6220-6229, Oct. 1992.
11. T. Serrano-Gotarredona and B. Linares-Barranco, "A modified ART1 algorithm more suitable for VLSI implementations," Neural Networks, vol. 9, no. 6, pp. 1025-1043, 1996.
12. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
13. N. R. Strader and J. C. Harden, "Architectural yield optimization," Wafer Scale Integration, E. E. Swartzlander, Jr., Ed. Boston, MA: Kluwer, 1989, pp. 57-118.
14. T. Serrano-Gotarredona and B. Linares-Barranco, "Systematic CMOS transistor mismatch characterization," in Proc. 1996 IEEE Int. Symp. Circuits Syst. (ISCAS'96), Atlanta, GA, 1996, vol. 4, pp. 113-116.