메뉴 건너뛰기




Volumn 44, Issue 9, 1997, Pages 828-835

Low-voltage low-power CMOS current conveyors

Author keywords

Current conveyors

Indexed keywords

COMPUTER SIMULATION; CURRENT VOLTAGE CHARACTERISTICS; INTEGRATED CIRCUIT LAYOUT; VLSI CIRCUITS;

EID: 0031235718     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.622987     Document Type: Article
Times cited : (90)

References (7)
  • 1
    • 0024717032 scopus 로고
    • 1.5-μm CMOS gate arrays with analog/digital macros designed using common base arrays
    • S. Kawada, Y. Hara, T. Isono, and T. Inuzuka, "1.5-μm CMOS gate arrays with analog/digital macros designed using common base arrays," IEEE J. Solid-State Circuits,vol. 24,pp. 985-990, Aug. 1989.
    • (1989) IEEE J. Solid-State Circuits , vol.24 , pp. 985-990
    • Kawada, S.1    Hara, Y.2    Isono, T.3    Inuzuka, T.4
  • 4
    • 0025416762 scopus 로고
    • Recent developments in current conveyors and current-mode circuits
    • Apr.
    • B. Wilson, "Recent developments in current conveyors and current-mode circuits," Proc. Inst. Elect. Eng.,vol. 137,pp. 63-77, Apr. 1990.
    • (1990) Proc. Inst. Elect. Eng. , vol.137 , pp. 63-77
    • Wilson, B.1
  • 6
    • 0027908315 scopus 로고
    • 3 V MOS current conveyor cell for VLSI technology
    • Feb.
    • M. C. H. Cheng and C. Toumazou, "3 V MOS current conveyor cell for VLSI technology," Electron. Lett.,vol. 29,pp. 317-319, Feb. 1993.
    • (1993) Electron. Lett. , vol.29 , pp. 317-319
    • Cheng, M.C.H.1    Toumazou, C.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.