GRASS: An efficient gate re-assignment algorithm for inverter minimisation in post technology mapping

IEE Proceedings: Computers and Digital Techniques

Volumn 144, Issue 5, 1997, Pages 348-352

  Pan, T H ^a   Wey, C L ^a  

^a Michigan State University   (United States)

Author keywords

Logic synthesis; Networks; Technology mapping

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CONSTRAINT THEORY; ELECTRIC NETWORK SYNTHESIS; GATES (TRANSISTOR);

GATE REASSIGNMENT ALGORITHM; INVERTER CIRCUITS; POST TECHNOLOGY MAPPING;

LOGIC CIRCUITS;

EID: 0031232861     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19971517     Document Type: Article

References (12)

1. BRAYTON, R.K.: 'Algorithms for multi-level logic synthesis and optimization' in DE MICHELI, G., SANGIOVANNI-VINCENTELLI, A.L., and ANTONGNETTI, (Eds.): 'Design systems for VLSI circuits' (Matrinus Nijhoff Publishers, 1987), pp. 197-248
2. BRAYTON, R.K., RUDELL, R., SANGIOVANNI-VINCENTELLI, A.L., and WANG, A.: 'MIS: a multi-level logic synthesis', IEEE Trans. Comput.-Aid. Design, 1987, pp. 1062-1081
3. GREGORY, D., BARTLETT, K., DE GUS, A., and HACHTEL, G.: 'Socrates: a system for automatically synthesizing and optimizing combinational logic'. Proceedings of 23rd ACM/IEEE Design automation conference, June 1986, pp. 79-85
4. SENTOVICH, E.M., SINGH, K.J., LAVAGNO, L., MOON, C., MURGAI, R., SALDANHA, A., SAVOJ, H., STEPHAN, P.R., BRAYTON, R.K., and SANGIOVANNI-VINCENTELLI, A.L.: 'SIS: a system for sequential circuit synthesis'. Memorandum no. UCB/ERL M92/41, Electronics Research Laboratory, University of California, Berkeley, May 1992
5. KEUTZER, K.: 'Dagon: technology binding and local optimization by dag matching'. Proceedings of 24th ACM/IEEE Design automation conference, June 1987, pp. 341-347
6. KUNG, D.S., DAMIANO, R.F., and NIX, T.A.: 'BDDMAP: A technology mapper based on a new covering algorithm'. Proceedings of 29th ACM/IEEE Design automation conference, June 1992, pp. 484-487
7. LEGA, M.: 'Mapping properties of multi-level logic synthesis operations'. Proceedings of ICCD, 1988, pp. 257-260
8. MAILHOT, F., and DE MICHELI, G.: 'Technology mapping using boolean matching and don't care sets'. Proceedings of EDAC, 1990, pp. 212-216
9. DE MICHELI, G.: 'Synthesis and optimization of digital circuits' (McGraw-Hill, 1994)
10. JAIN, A., and BRYANT, R.E.: 'Inverter minimization in logic networks'. Proceedings of IEEE ICCAD, 1993, pp. 462-465
11. YANG, S.: 'Logic synthesis and optimation benchmarks user guide, version 3.0'. MCNC, Research Triangle Park, NC, 27709, 1991
12. MUROGA, S.: 'Threshold logic and its application' (John Wiley & Sons, 1971)