Classification and properties of fast linearly independent logic transformations

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 44, Issue 8, 1997, Pages 646-655

  Falkowski, Bogdan J ^a,b   Rahardja, Susanto ^a,b  

^a IEEE   (Singapore)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Fast transforms; Linearly independent logic; Logic polynomial expansions; Reed muller transform

Indexed keywords

LOGIC CIRCUITS; MATHEMATICAL TRANSFORMATIONS; MATRIX ALGEBRA; POLYNOMIALS; RECURSIVE FUNCTIONS; SWITCHING FUNCTIONS;

LINEARLY INDEPENDENT (LI) TRANSFORMATIONS; LOGIC POLYNOMIAL EXPANSIONS; REED MULLER TRANSFORM;

SWITCHING CIRCUITS;

EID: 0031210514     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.618038     Document Type: Article

References (25)

1. N. Ahmed and K. R. Rao, Orthogonal Transforms for Digital Signal Processing. Berlin, Germany: Springer-Verlag, 1975.
2. Concurrent Logic Inc., CLI 6000 Series Field Programmable Gate Arrays, Advanced Information, Dec. 1993, Rev. 2.1.
3. P. Davio, J. P. Deschamps, and A. Thayse, Discrete and Switching Functions. New York: McGraw-Hill, 1978.
4. A. Drygajlo, "Butterfly orthogonal structure for fast transforms, filter banks and wavelets," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Processing, vol. 5, San Francisco, CA, Mar. 1992, pp. 81-84.
5. B. J. Falkowski and M. A. Perkowski, "A family of all essential radix-2 addition/subtraction multi-polarity Transforms: Algorithms and interpretations in Boolean domain," in Proc. 23rd IEEE Int. Symp. Circuits Syst., New Orleans, LA, pp. 2913-2916, May 1990.
6. B. J. Falkowski, "Properties and ways of calculation of multi-polarity generalized Walsh transforms," IEEE Trans. Circuits Syst. II, vol. 41, pp. 380-391, June 1994.
7. "Recursive relationships, fast transforms, generalizations and VLSI iterative architecture for Gray code ordered Walsh functions," Proc. Inst. Elect. Eng. Comput. Digital Techniques, vol. 142, no. 5, pp. 325-331, Sept 1995.
8. B. J. Falkowski and S. Rahardja, "Fast transforms for orthogonal logic," in Proc. 28th IEEE Int. Symp. Circuits Syst., Seattle, WA, May 1995, pp. 2164-2167.
9. "Family of fast transforms for GF(2) orthogonal logic," IFIP WG10.5 Workshop on Applications of The Reed-Muller Expansion in Circuit Design, Makuhari, Chiba, Japan, pp. 273-280, Aug. 1995.
10. P. S. Moharir, Pattern-Recognition Transforms. New York: Wiley, 1992.
11. D. Pellerin and M. Holley, Practical Design Using Programmable Logic. Englewood Cliffs, NJ: Prentice-Hall, 1991.
12. M. A. Perkowski, P. Dysko, and B. J. Falkowski, "Two learning methods for a tree-search combinatorial optimizer," in Proc. 9th IEEE Int. Conf. Comput. Commun., Scottsdale, AZ, Mar. 1990, pp. 606-613.
13. M. A. Perkowski and P. Johnson, "Canonical multi-valued input ReedMuller trees and forms," in Proc. 3rd NASA Symp. VLSI Design, Moscow, ID, 1991, pp. 11.3.1-11.3.13.
14. M. A. Perkowski, "The generalized orthonomal expansion of functions with multiple-valued inputs and some of its applications," in Proc. 22nd IEEE Int. Symp. Multiple-Valued Logic, Sendai, Japan. May 1992, pp. 442-450.
15. "A fundamental theorem for EXOR circuits," in Proc. IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, U. Kebschull, E. Schubert, W. Rosenstiel, Eds., Hamburg, Germany, Sept. 1993, pp. 52-60.
16. M. A. Perkowski, A. Sarabi, and F. R. Beyl, "XOR canonical forms of switching functions," in Proc. IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, U. Kebschull, E. Schubert, W. Rosenstiel, Eds., Hamburg, Germany, Sept. 1993, pp. 27-32.
17. "Fundamental theorems and families of forms for binary and multiple-valued linearly independent logic," IFIG WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, Makuhari, Chiba, Japan, Aug. 1995, pp. 288-299.
18. K. R. Rao, M. A. Narasimhan, and K. Revuluri, "Image data processing by Hadamard-Haar transform," IEEE Trans. Comput., vol. C-24, pp. 888-896, Sept. 1975.
19. "A family of discrete Haar transforms," Comput. Elect. Eng., vol. 2, pp. 367-388, 1975.
20. T. Sasao, "A transformation of multiple-valued input two-valued output functions and its application to simplification of exclusive-or sum-ofproducts expressions," in Proc. 21st IEEE Int. Symp. Multiple-Valued Logic, Victoria, Canada, May 1991, pp. 270-279.
21. "Optimization of multiple-valued AND-EXOR expressions using multiple-place decision diagrams," in Proc. 22nd IEEE Int. Symp. Multiple-Valued Logic, Sendai, Japan, May 1992, pp. 451-4158.
22. "Optimization of Pseudo-Kronecker expressions using multipleplace decision diagrams," IEICE Trans. Inform. Syst., vol. E76-D, no. 5, pp. 562-570, May 1993.
23. Logic Synthesis and Optimization. Boston, MA: Kluwer Academic, 1993.
24. W. G. Schneeweiss, Boolean function with Engineering Applications and Computer Programs. Berlin, Germany: Springer-Verlag, 1989.
25. L. P. Yaroslavsky, Digital Picture Processing-An Introduction. Berlin, Germany: Springer-Verlag, 1985.