Retiming: Theory and practice

Integration, the VLSI Journal

Volumn 22, Issue 1-2, 1997, Pages 1-21

  Shenoy, Narendra ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMBINATORIAL CIRCUITS; COMPUTATIONAL COMPLEXITY; ELECTRIC NETWORK SYNTHESIS; OPTIMIZATION; POLYNOMIALS;

RETIMING;

SEQUENTIAL CIRCUITS;

EID: 0031197857     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-9260(97)00002-3     Document Type: Article

References (50)

1. K.A. Bartlett, G. Boriello, S. Raju, Timing optimization of multi-phase sequential logic, IEEE Trans. Comput. Aided Des. 10 (1991) 51-62.
2. S.T. Chakradhar, Optimum retiming of large sequential circuits, Proc. 8th Internat. Conf. on VLSI Design, 1995, pp. 135-140.
3. S. Chakradhar, S. Dey, M. Potkonjak, S.G. Rothweiler, Sequential circuit delay optimization using global path delays, in: Proc. Design Automation Conf. 1993, pp. 483-489.
4. L.-F. Chao, E.H.-M. Sha, Retiming and clock skew for synchronous systems, in: IEEE Internat. Symp. Circuits and Systems, 1994, pp. 1.283-1.286.
5. M.R. Dagenais, N.C. Rumin, Automatic determination of optimal clocking parameters in MOS VLSI circuits, in: Advanced Res. in VLSI: Proc. of the 5th MIT Conf. 1988, pp. 19-33.
6. G.de. Micheli, Synchronous logic synthesis: Algorithms for cycle-time minimization, IEEE Trans. Comput. Aided Des. (1991) 63-73.
7. R.B. Deokar, S.S. Sapatnekar, A fresh look at retiming via clock skew optimization, in: Proc. Design Automation Conf. ACM/IEEE, 1995, pp. 310-315.
8. S. Dey, F. Brglez, G. Kedem, Partitioning sequential circuits for logic optimization, in: Proc. Internat. Workshop on Logic Synthesis, 1991.
9. S. Dey, F. Brglez, G. Kedem, Partitioning sequential circuits for logic synthesis, IEEE J. of Solid-State Circuits 26(3) (1991) 350-360.
10. S. Dey, M. Potkonjak, S.G. Rothweiler, Performance optimization of sequential circuits by eliminating retiming bottlenecks, in: Proc. Internat. Conf. Computer-Aided Design, 1992, pp. 504-509.
11. G. Even, I.Y. Spillinger, L. Stok, Retiming revisited and reversed, IEEE Trans. Comput. Aided Design, to be published.
12. E. Fehlauer, S. Rulke, G. Franke, EPR - A synthesis tool for speed optimization, Tech. Report, FhG IIS Erlangen-Department EAS Dresden, 1995.
13. J. Fishburn, Clock skew optimization, IEEE Trans. Comput. 39 (1990) 945-951.
14. A. Goldberg, E. Tardos, R.E. Tarjan, Network flow algorithms, Tech. Report No. STAN-CS-89-1252, Department of Computer Science, 1989, Stanford University, CA.
15. J. Grodstein, E. Lehman, H. Harkness, H. Touati, B. Grundmann, Optimal latch mapping and retiming within a tree, in: Proc. Internat. Conf. on Computer-Aided Design, IEEE, New York, 1994.
16. S. Hassoun, C. Ebeling, Architectural retiming: Pipelining latency-constrained circuits, in: Proc. Design Automation Conf. 1996, pp. 708-713.
17. A.T. Ishii, Retiming gated clocks and precharged circuit structures, in: Proc. Internat. Conf. Computer-Aided Design, 1993, pp. 300-307.
18. A. Ishii, C.E. Leiserson, M.C. Papaefthymiou, Optimizing two-phase level-clocked circuitry, Adv. Res. VLSI: Proc. 1992 Brown/MIT Conf., MIT Press (1992) pp. 245-264.
19. M.A. Iyer, D. Long, M. Abramovic, Identifying sequential redundancies without search, Proc. Design Automation Conf. 1995, pp. 457-462.
20. I. Karkowski, R.H.J.M. Otten, Retiming synchronous circuitry with imprecise delays, in: Proc. Design Automation Conf. 1995, pp. 322-326.
21. S. Kundu, L. Huisman, I. Nair, V. Iyengar, L. Reddy, A small test generator for large designs, in: Proc. Internat. Test Conf. 1992, pp. 30-40.
22. K.N. Lalgudi, M. Papaefthymiou, Dela Y: An efficient tool for retiming with realistic delay modeling, in: Proc. Design Automation Conf. ACM/IEEE, 1995, pp. 304-309.
23. K.N. Lalgudi, M. Papaefthymiou, Efficient retiming under a general delay model, in: Advanced Research in VLSI: Proc. 1995 MIT/UNC-Chapel Hill Conf. IEEE Press, New York, 1995.
24. E.L. Lawler, Combinatorial Optimization: Networks and Matroids. Holt, Rinehart & Winston, New York, 1976.
25. C.E. Leiserson, J.B. Saxe, Optimizing synchronous systems, J. VLSI and Comput. Systems (1983) 41-67.
26. C.E. Leiserson, J.B. Saxe, Retiming synchronous circuitry, Algorithmica 6(1) (1991) 5-35.
27. Y-M. Li, M.A. Jabri, A zero-skew clock routing scheme for VLSI circuits, in: Proc. Internat. Conf. Computer-Aided Design, 1992, pp. 458-463.
28. B. Lockyear, C. Ebeling, Optimal retiming of multi-phase level-clocked circuits, Adv. Res. VLSI (1992).
29. B. Lockyear, C. Ebeling, Minimizing the effect of clock skew via circuit retiming, Uw-cse-93-05-04, University of Washington, Seattle, 1993.
30. B.E. Lockyear, C. Ebeling, The practical application of retiming to the design of high-performance systems, in: Proc. Internat. Conf. Computer-Aided Design, 1993, pp. 288-295.
31. R. Maheshwary, N. Shenoy, Behavioral retiming boosts RTL design performance, Impact! - Quarterly Newsletter for users of Synopsys Products and Services, 3(1) (1996) 4-5.
32. S. Malik, Combinational logic optimization techniques in sequential logic synthesis, Ph.D. Thesis, University of California, Berkeley CA-94720, November, 1990.
33. S. Malik, E. Sentovich, R.K. Brayton, A. Sangiovanni-Vincentelli, Retiming and resynthesis: Optimization of sequential networks with combinational techniques, in: Proc. Hawaii Internat. Conf. on System Sciences, January 1990, pp. 397-406.
34. S. Malik, K.J. Singh, R.K. Brayton, A. Sangiovanni-Vincentelli, Performance optimization of pipelined circuits, in: Proc. Internat. Conf. on Computer-Aided Design, IEEE, New York, 1990, pp. 410-413.
35. H.-G. Martin, Retiming by combination of relocation and clock delay adjustment, in: Proc. European Design Automation Conf. 1993, pp. 384-389.
36. J. Monteiro, S. Devadas, A. Ghosh, Retiming sequential circuits for low power, in: Proc. Internat. Conf. on Computer-Aided Design, 1993, pp. 398-402.
37. A. Munzner, G. Hemme, Converting combinational circuits into pipelined data path, in: Proc. Internal. Conf. on Computer-Aided Design, 1991, pp. 368-371.
38. P. Pan, C.L. Liu, Optimal clock period technology mapping for FPGA circuits, in: Proc. Design Automation Conf. 1995, pp. 720-725.
39. M. Potkonjak, J. Rabaey, Maximally fast and arbitrarily fast implementation of linear computations, in: Proc. Internat. Conf. on Computer-Aided Design, 1992, pp. 304-308.
40. K. Sakallah, T. Mudge, O.A. Olukotun, Analysis and design of latch-controlled synchronous circuits, in: Proc. Design Automation Conf. IEEE/ACM, 1990, pp. 111-117.
41. J.B. Saxe, Decomposable searching problems and circuit optimizations by retiming: Two studies in general transformations of computational structures, Ph.D. Thesis, Carnegie-Mellon University, 1985.
42. E. Sentovich et al., Sequential circuit design using synthesis and optimization, in: Proc. Internat. Conf. on Computer Design, 1992.
43. N. Shenoy, R. Rudell, Efficient implementation of retiming, in: Proc. Int. Conf. on Computer-Aided Design, 1994, pp. 226-233.
44. N.V. Shenoy, K.J. Singh, R.K. Brayton, A.L. Sangiovanni-Vincentelli, On the temporal equivalence of sequential circuits, in: Proc. Design Automation Conf. ACM/IEEE, 1992, pp. 405-409.
45. V. Singhal, C. Pixley, R.L. Rudell, R.K. Brayton, The validity of retiming sequential circuits, in: Proc. Design Automation Conf. ACM/IEEE, 1995, pp. 316-321.
46. T. Soyata, E. Friedman, Retiming with non-zero clock skew, variable register and interconnect delay, in: Proc. Internat. Conf. on Computer-Aided Design, IEEE, New York, 1994, pp. 234-241.
47. T. Soyata, E. Friedman, J.H. Mulligan, Integration of clock skew and register delays into a retiming algorithm, in: Proc. IEEE Internat. Symp. on Circuits and Systems, IEEE, 1993, pp. 1483-1486.
48. T.G. Szymanski, Computing optimal clock schedules, in: Proc. Design Automation Conf. 1992, pp. 399-404.
49. H. Touati, R.K. Brayton, Computing the initial states of retimed circuits, IEEE Trans. Comput. Aided Des. (1993), pp. 157-162.
50. R.S. Tsay, Exact zero skew, in: Proc. Internat. Conf. on Computer-Aided Design, 1991, pp. 336-339.