Division and square root choosing the right implementation

IEEE Micro

Volumn 17, Issue 4, 1997, Pages 56-66

  Soderquist, Peter ^a,c,d,e,f   Leeser, Miriam ^a,b,c,e,f,g  

^a Department of Obstetrics Gynecology   (United States)

^b NORTHEASTERN UNIVERSITY   (United States)

^c Cornell University   (United States)

^d UNIVERSITY OF VIRGINIA   (United States)

^e IEEE   (United Kingdom)

^f Northeastern University   (United States)

^g QUEENS COLLEGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; COMPUTER SIMULATION; DIGITAL ARITHMETIC;

DIVIDE SQUARE ROOT ALGORITHMS; FLOATING POINT UNITS;

MICROPROCESSOR CHIPS;

EID: 0031192602     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.612224     Document Type: Article

References (14)

1. "The Pentium Papers," Mathworks, Inc., Natick, Mass., Nov. 1994, http://www.mathworks.com/README.html.
2. S.F. Oberman and M.J. Flynn, "Design Issues in Floating-Point Division," Tech. Report CSL-TR-94-647, Stanford University, Departments of Electrical Engineering and Computer Science, Stanford, Calif., Dec. 1994.
3. S.E. McQuillan, J.V. McCanny, and R. Hamill, "New Algorithms and VLSI Architectures for SRT Division and Square Root," Proc. 11th IEEE Symp. Computer Arithmetic, IEEE, Piscataway, N.J., 1993, pp. 80-86.
4. P. Soderquist and M. Leeser, "Area and Performance Tradeoffs in Floating-Point Division and Square Root Implementations," ACM Computing Surveys, Vol. 28, No. 3, Sept. 1996, pp. 518-564.
5. S.E. McQuillan and J.V. McCanny, "A VLSI Architecture for Multiplication, Division, and Square Root," Proc. 1991 Int'l Conf. Acoustics, Speech and Signal Processing, IEEE, 1991, pp. 1205-1208.
6. W. Kahan, Using MathCAD 3.1 on a Mac, unpublished article, Aug. 1994; available upon request from author.
7. B.K. Bose et al., "Fast Multiply and Divide for a VLSI Floating-point Unit," Proc. Eighth IEEE Symp. Computer Arithmetic, IEEE, 1987, pp. 87-94.
8. ANSI/IEEE Std. 754-1985, Binary Floating-Point Arithmetic, IEEE, New York, 1985.
9. P. Soderquist and M. Leeser, "An Area/Performance Comparison of Subtractive and Multiplicative Divide/Square Root Implementations," Proc. 12th IEEE Symp. Computer Arithmetic, IEEE, 1995, pp. 132-139.
10. N.R. Scott, Computer Number Systems and Arithmetic, Prentice Hall, Englewood Cliffs, N.J., 1985.
11. D. Goldberg "Appendix A, Computer Arithmetic," in J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, San Francisco, 1990.
12. M.D. Ercegovac and T. Lang, Division and Square Root: Digit Recurrence Algorithms and Implementations, Kluwer Academic Publishers, Norwell, Mass., 1994.
13. M.D. Ercegovac, T. Lang, and P. Montuschi, "Very High Radix Division with Selection by Rounding and Prescaling," Proc. 11th IEEE Symp. Computer Arithmetic, IEEE, 1993, pp. 112-119.
14. T.E. Williams, "A Zero-Overhead Self-Timed 160-ns 54-b CMOS Divider," IEEE J. Solid-State Circuits, Vol. 26, No. 11, Nov. 1991, pp. 1651-1661.